



CMOS 16-BIT SINGLE CHIP MICROCONTROLLER

S1C17M12/M13 Technical Manual

NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

Configuration of product number





Preface

This is a technical manual for designers and programmers who develop a product using the S1C17M12/M13. This document describes the functions of the IC, embedded peripheral circuit operations, and their control methods.

For the CPU functions and instructions, refer to the "S1C17 Family S1C17 Core Manual." For the functions and operations of the debugging tools, refer to the respective tool manuals. (Our "Products: Document Downloads" website provides the downloadable manuals.)

Notational conventions and symbols in this manual

Register address

Peripheral circuit chapters do not provide control register addresses. Refer to "Peripheral Circuit Area" in the "Memory and Bus" chapter or "List of Peripheral Circuit Control Registers" in the Appendix.

Register and control bit names

In this manual, the register and control bit names are described as shown below to distinguish from signal and pin names.

XXX register: Represents a register including its all bits.

XXX.YYY bit: Represents the one control bit YYY in the XXX register.

XXX.ZZZ[1:0] bits: Represents the two control bits ZZZ1 and ZZZ0 in the XXX register.

Register table contents and symbols

Initial: Value set at initialization

Reset: Initialization condition. The initialization condition depends on the reset group (H0, H1, or S0). For more information on the reset groups, refer to "Initialization Conditions (Reset Groups)" in the "Power Supply, Reset, and Clocks" chapter.

R/W: R = Read only bit W = Write only bit

WP = Write only bit with a write protection using the MSCPROT.PROT[15:0] bits

R/W = Read/write bit

R/WP = Read/write bit with a write protection using the MSCPROT.PROT[15:0] bits

Control bit read/write values

This manual describes control bit values in a hexadecimal notation except for one-bit values (and except when decimal or binary notation is required in terms of explanation). The values are described as shown below according to the control bit width.

1 bit: 0 or 1
2 to 4 bits: 0x0 to 0xf
5 to 8 bits: 0x00 to 0xff
9 to 12 bits: 0x000 to 0xfff
13 to 16 bits: 0x0000 to 0xffff

Decimal: 0 to 9999...

Binary: 0b0000... to 0b1111...

Channel number

Multiple channels may be implemented in some peripheral circuits (e.g., 16-bit timer, etc.). The peripheral circuit chapters use 'n' as the value that represents the channel number in the register and pin names regardless of the number of channel actually implemented. Normally, the descriptions are applied to all channels. If there is a channel that has different functions from others, the channel number is specified clearly.

Example) T16_nCTL register of the 16-bit timer

If one channel is implemented (Ch.0 only): $T16_nCTL = T16_0CTL$ only If two channels are implemented (Ch.0 and Ch.1): $T16_nCTL = T16_0CTL$ and $T16_1CTL$

For the number of channels implemented in the peripheral circuits of this IC, refer to "Features" in the "Overview" chapter.

- Contents -

| | | • | n of product number | |
|---|-------|------------|--|--------|
| | | | | |
| | No | tational c | onventions and symbols in this manual | ii |
| 1 | Overv | iew | | .1-1 |
| | | | S | |
| | | | iagram | |
| | | | | |
| | 1.3 | | Di O fi di Di TOFDIO (O.) | |
| | | | Pin Configuration Diagram (TQFP12-48pin) | |
| | | | Pad Configuration Diagram (Chip) | |
| | | | Pin Descriptions | |
| 2 | Power | Supply, | Reset, and Clocks | 2-1 |
| | 2.1 | Power C | Generator (PWG) | . 2-1 |
| | | 2.1.1 | Overview | . 2-1 |
| | | 2.1.2 | Pins | . 2-1 |
| | | 2.1.3 | V _{D1} Regulator Operation Mode | . 2-2 |
| | 2.2 | | Reset Controller (SRC) | |
| | | 2.2.1 | Overview | . 2-2 |
| | | 2.2.2 | Input Pin | . 2-3 |
| | | 2.2.3 | Reset Sources | . 2-3 |
| | | 2.2.4 | Initialization Conditions (Reset Groups) | . 2-4 |
| | 2.3 | Clock G | enerator (CLG) | . 2-4 |
| | | 2.3.1 | Overview | . 2-4 |
| | | 2.3.2 | Input/Output Pins | . 2-5 |
| | | 2.3.3 | Clock Sources | . 2-5 |
| | | 2.3.4 | Operations | . 2-6 |
| | 2.4 | Operatir | ng Mode | . 2-9 |
| | | 2.4.1 | Initial Boot Sequence | . 2-9 |
| | | 2.4.2 | Transition between Operating Modes | 2-10 |
| | 2.5 | Interrup | ts | 2-11 |
| | 2.6 | Control | Registers | 2-11 |
| | | PWC | G VD1 Regulator Control Register | . 2-11 |
| | | | System Clock Control Register | |
| | | | Oscillation Control Register | |
| | | | OSC3 Control Register | |
| | | | Interrupt Flag RegisterInterrupt Enable Register | |
| | | | FOUT Control Register | |
| 2 | CDLL | | ugger | |
| 3 | | | | |
| | | | N | |
| | 3.2 | | re | |
| | | | CPU Registers | |
| | | | Instruction Set | |
| | | | Reading PSR | |
| | _ | | I/O Area Reserved for the S1C17 Core | |
| | 3.3 | | er | |
| | | | Debugging Functions | |
| | | | Resource Requirements and Debugging Tools | |
| | | | List of Debugger Input/Output Pins | |
| | | 3.3.4 | External Connection | . 3-3 |

| | | 3.3.5 Flash Security Function | 3-3 |
|---|---------|--|-----|
| | 3.4 | Control Register | |
| | | MISC PSR Register | 3-4 |
| | | Debug RAM Base Register | 3-4 |
| 4 | Memor | y and Bus | 4-1 |
| | 4.1 | Overview | 4-1 |
| | 4.2 | Bus Access Cycle | 4-1 |
| | | Flash Memory | |
| | | 4.3.1 Flash Memory Pin | |
| | | 4.3.2 Flash Bus Access Cycle Setting | |
| | | 4.3.3 Flash Programming | |
| | 4.4 | RAM | 4-3 |
| | 4.5 | Peripheral Circuit Control Registers | 4-3 |
| | | 4.5.1 System-Protect Function | |
| | 4.6 | Control Registers | |
| | | MISC System Protect Register | 4-7 |
| | | MISC IRAM Size Register | |
| | | FLASHC Flash Read Cycle Register | 4-7 |
| 5 | Interru | pt Controller (ITC) | 5-1 |
| | 5.1 | Overview | 5-1 |
| | 5.2 | Vector Table | 5-1 |
| | | 5.2.1 Vector Table Base Address (TTBR) | 5-2 |
| | 5.3 | Initialization | 5-3 |
| | 5.4 | Maskable Interrupt Control and Operations | 5-3 |
| | | 5.4.1 Peripheral Circuit Interrupt Control | 5-3 |
| | | 5.4.2 ITC Interrupt Request Processing | 5-3 |
| | | 5.4.3 Conditions to Accept Interrupt Requests by the CPU | 5-4 |
| | 5.5 | NMI | 5-4 |
| | 5.6 | Software Interrupts | 5-4 |
| | 5.7 | Interrupt Processing by the CPU | 5-4 |
| | 5.8 | Control Registers | 5-5 |
| | | MISC Vector Table Address Low Register | 5-5 |
| | | MISC Vector Table Address High Register | |
| | | ITC Interrupt Level Setup Register x | 5-5 |
| 6 | I/O Por | rts (PPORT) | 6-1 |
| | 6.1 | Overview | 6-1 |
| | 6.2 | I/O Cell Structure and Functions | 6-2 |
| | | 6.2.1 Schmitt Input | 6-2 |
| | | 6.2.2 Over Voltage Tolerant Fail-Safe Type I/O Cell | 6-2 |
| | | 6.2.3 Pull-Up/Pull-Down | |
| | | 6.2.4 CMOS Output and High Impedance State | |
| | | 6.2.5 High-/Low-level High-Current Drive Outputs | |
| | 6.3 | Clock Settings | |
| | | 6.3.1 PPORT Operating Clock | |
| | | 6.3.2 Clock Supply in SLEEP Mode | |
| | 0.4 | 6.3.3 Clock Supply in DEBUG Mode | |
| | 6.4 | Operations | |
| | | 6.4.1 Initialization | |
| | 65 | 6.4.2 Port Input/Output Control | |
| | 0.5 | monuple | 0-0 |

| | 6.6 | Control Registers | 6-7 |
|---|--------|--|-------------------|
| | | Px Port Data Register | 6-7 |
| | | Px Port Enable Register | 6-7 |
| | | Px Port Pull-up/down Control Register | |
| | | Px Port Interrupt Flag Register | |
| | | Px Port Interrupt Control Register | |
| | | Px Port Chattering Filter Enable Register | |
| | | Px Port Mode Select Register | |
| | | Px Port Function Select Register | |
| | | P Port Clock Control Register P Port Interrupt Flag Group Register | |
| | 6.7 | Control Register and Port Function Configuration of this IC | |
| | 0.7 | | |
| | | 6.7.1 P0 Port Group | |
| | | 6.7.2 P1 Port Group | |
| | | 6.7.3 P2 Port Group | |
| | | 6.7.4 P4 Port Group | |
| | | 6.7.5 P5 Port Group | |
| | | 6.7.6 Pd Port Group | |
| | | 6.7.7 Common Registers between Port Groups | 6-18 |
| 7 | Univer | sal Port Multiplexer (UPMUX) | 7-1 |
| | 7.1 | Overview | 7-1 |
| | 7.2 | Peripheral Circuit I/O Function Assignment | 7-1 |
| | | Control Registers | |
| | 7.0 | Pxy-xz Universal Port Multiplexer Setting Register | |
| _ | | | |
| 8 | | dog Timer (WDT2) | |
| | 8.1 | Overview | 8-1 |
| | 8.2 | Clock Settings | 8-1 |
| | | 8.2.1 WDT2 Operating Clock | 8-1 |
| | | 8.2.2 Clock Supply in DEBUG Mode | |
| | 8.3 | Operations | 8-2 |
| | | 8.3.1 WDT2 Control | |
| | | 8.3.2 Operations in HALT and SLEEP Modes | |
| | 8 4 | Control Registers | |
| | 0.1 | WDT2 Clock Control Register | |
| | | WDT2 Control Register | |
| | | WDT2 Counter Compare Match Register | |
| ^ | Cumply | Voltage Detector (SVD3) | |
| 9 | | . , | |
| | | Overview | |
| | 9.2 | Input Pins and External Connection | |
| | | 9.2.1 Input Pins | 9-2 |
| | | 9.2.2 External Connection | 9-2 |
| | 9.3 | Clock Settings | 9-2 |
| | | 9.3.1 SVD3 Operating Clock | 9-2 |
| | | 9.3.2 Clock Supply in SLEEP Mode | 9-2 |
| | | 9.3.3 Clock Supply in DEBUG Mode | |
| | 9.4 | Operations | |
| | | • | |
| | | 9.4.1 SVD3 Control | 9-3 |
| | | 9.4.1 SVD3 Control 9.4.2 SVD3 Operations | |
| | 9.5 | 9.4.2 SVD3 Operations | 9-4 |
| | 9.5 | 9.4.2 SVD3 Operations | 9-4 9-4 |
| | 9.5 | 9.4.2 SVD3 Operations | 9-4 9-4 9-4 |

| | 9.6 C | ontrol Registers | 9-5 |
|----|----------|---|--------|
| | | SVD3 Clock Control Register | 9-5 |
| | | SVD3 Control Register | |
| | | SVD3 Status and Interrupt Flag Register | |
| | 40.1 | SVD3 Interrupt Enable Register | |
| 10 | | imers (T16) | |
| | | Overview | |
| | | Input Pin | |
| | 10.3 | Clock Settings | |
| | | 10.3.1 T16 Operating Clock | |
| | | 10.3.2 Clock Supply in SLEEP Mode | |
| | | 10.3.3 Clock Supply in DEBUG Mode | |
| | 10.4 | 10.3.4 Event Counter Clock | |
| | 10.4 | • | |
| | | 10.4.1 Initialization | |
| | | 10.4.3 Operations in Repeat Mode | |
| | | 10.4.4 Operations in One-shot Mode | |
| | | 10.4.5 Counter Value Read | |
| | 10.5 | Interrupt | |
| | | Control Registers | |
| | | T16 Ch.n Clock Control Register | |
| | | T16 Ch.n Mode Register | |
| | | T16 Ch.n Control Register | |
| | | T16 Ch.n Reload Data Register | |
| | | T16 Ch.n Counter Data Register | |
| | | T16 Ch.n Interrupt Enable Register | |
| 11 | IIART (I | UART3) | |
| •• | - | Overview | |
| | | Input/Output Pins and External Connections | |
| | 11.2 | 11.2.1 List of Input/Output Pins | |
| | | 11.2.2 External Connections | |
| | | 11.2.3 Input Pin Pull-Up Function. | |
| | | 11.2.4 Output Pin Open-Drain Output Function | |
| | | 11.2.5 Input/Output Signal Inverting Function | |
| | 11.3 | Clock Settings | |
| | | 11.3.1 UART3 Operating Clock | . 11-2 |
| | | 11.3.2 Clock Supply in SLEEP Mode | . 11-3 |
| | | 11.3.3 Clock Supply in DEBUG Mode | . 11-3 |
| | | 11.3.4 Baud Rate Generator | |
| | | Data Format | |
| | 11.5 | Operations | . 11-4 |
| | | 11.5.1 Initialization | |
| | | 11.5.2 Data Transmission | |
| | | 11.5.3 Data Reception | |
| | | 11.5.4 IrDA Interface | |
| | 11 6 | 11.5.5 Carrier Modulation | |
| | 11.0 | | |
| | | 11.6.1 Framing Error | |
| | | 11.6.3 Overrun Error | |
| | | | |

| | 11.7 | Interrupts | 11-9 |
|----|-----------------------|--|--------|
| | 11.8 | Control Registers | 11-9 |
| | | UART3 Ch.n Clock Control Register | . 11-9 |
| | | UART3 Ch.n Mode Register | 11-10 |
| | | UART3 Ch.n Baud-Rate Register | 11-11 |
| | | UART3 Ch.n Control Register | |
| | | UART3 Ch.n Transmit Data Register | |
| | | UART3 Ch.n Receive Data Register | |
| | | UART3 Ch.n Status and Interrupt Flag Register | |
| | | UART3 Ch.n Interrupt Enable Register | |
| 40 | 0 | <u> </u> | |
| 12 | _ | onous Serial Interface (SPIA) | |
| | | Overview | |
| | 12.2 | Input/Output Pins and External Connections | 12-2 |
| | | 12.2.1 List of Input/Output Pins | |
| | | 12.2.2 External Connections | |
| | | 12.2.3 Pin Functions in Master Mode and Slave Mode | |
| | | 12.2.4 Input Pin Pull-Up/Pull-Down Function | 12-3 |
| | 12.3 | Clock Settings | 12-3 |
| | | 12.3.1 SPIA Operating Clock | 12-3 |
| | | 12.3.2 Clock Supply in DEBUG Mode | 12-4 |
| | | 12.3.3 SPI Clock (SPICLKn) Phase and Polarity | 12-4 |
| | 12.4 | Data Format | 12-5 |
| | 12.5 | Operations | 12-5 |
| | | 12.5.1 Initialization | |
| | | 12.5.2 Data Transmission in Master Mode | |
| | | 12.5.3 Data Reception in Master Mode | |
| | | 12.5.4 Terminating Data Transfer in Master Mode | |
| | | 12.5.5 Data Transfer in Slave Mode | |
| | | 12.5.6 Terminating Data Transfer in Slave Mode | |
| | 12.6 | Interrupts | |
| | 12.7 | Control Registers | 12-11 |
| | | SPIA Ch.n Mode Register | |
| | | SPIA Ch.n Control Register | |
| | | SPIA Ch.n Transmit Data Register | |
| | | SPIA Ch.n Receive Data Register | 12-13 |
| | | SPIA Ch.n Interrupt Flag Register | |
| | | SPIA Ch.n Interrupt Enable Register | 12-14 |
| 13 | I ² C (I20 |) | 13-1 |
| | 13.1 | Overview | 13-1 |
| | | Input/Output Pins and External Connections | |
| | | 13.2.1 List of Input/Output Pins | |
| | | 13.2.2 External Connections | |
| | 13.3 | Clock Settings | |
| | 10.0 | 13.3.1 I2C Operating Clock | |
| | | 13.3.2 Clock Supply in DEBUG Mode | |
| | | 13.3.3 Baud Rate Generator | |
| | 12 / | Operations | |
| | 13.4 | • | |
| | | 13.4.1 Initialization | |
| | | 13.4.2 Data Transmission in Master Mode | |
| | | 13.4.4 10-bit Addressing in Master Mode | |
| | | 10.7.7 10 DIL /\dule33110 III IVIQ3LEI IVIOUE | 10-3 |

| | | 40.45 Data Transpolation in Oleva Marks | 10 10 |
|----|--------|---|-------|
| | | 13.4.5 Data Transmission in Slave Mode | |
| | | 13.4.6 Data Reception in Slave Mode | |
| | | 13.4.7 Slave Operations in 10-bit Address Mode | |
| | | 13.4.8 Automatic Bus Clearing Operation | |
| | | 13.4.9 Error Detection | |
| | | Interrupts | |
| | 13.6 | Control Registers | 13-17 |
| | | I2C Ch.n Clock Control Register | 13-17 |
| | | I2C Ch.n Mode Register | |
| | | I2C Ch.n Baud-Rate Register | |
| | | I2C Ch.n Own Address Register | |
| | | I2C Ch.n Control Register | |
| | | I2C Ch.n Transmit Data Register | |
| | | I2C Ch.n Receive Data Register | |
| | | I2C Ch.n Interrupt Enable Register | |
| | | | |
| 14 | | PWM Timers (T16B) | |
| | 14.1 | Overview | 14-1 |
| | 14.2 | Input/Output Pins | 14-2 |
| | 14.3 | Clock Settings | 14-3 |
| | | 14.3.1 T16B Operating Clock | |
| | | 14.3.2 Clock Supply in SLEEP Mode | |
| | | 14.3.3 Clock Supply in DEBUG Mode | |
| | | 14.3.4 Event Counter Clock | |
| | 14 4 | Operations | |
| | 17.7 | 14.4.1 Initialization | |
| | | 14.4.2 Counter Block Operations | |
| | | · · · · · · · · · · · · · · · · · · · | |
| | | 14.4.3 Comparator/Capture Block Operations | |
| | 115 | · | |
| | | Interrupt | |
| | 14.6 | Control Registers | |
| | | T16B Ch.n Clock Control Register | |
| | | T16B Ch.n Counter Control Register | |
| | | T16B Ch.n Max Counter Data Register | |
| | | T16B Ch.n Timer Counter Data Register | |
| | | T16B Ch.n Interrupt Flag Register | |
| | | T16B Ch.n Interrupt Enable Register | |
| | | T16B Ch.n Comparator/Capture m Control Register | |
| | | T16B Ch.n Compare/Capture m Data Register | |
| 15 | IR Ren | note Controller (REMC2) | 15-1 |
| | | Overview | |
| | | | |
| | 15.2 | Input/Output Pins and External Connections | |
| | | 15.2.1 Output Pin | |
| | | 15.2.2 External Connections | |
| | 15.3 | Clock Settings | 15-2 |
| | | 15.3.1 REMC2 Operating Clock | 15-2 |
| | | 15.3.2 Clock Supply in SLEEP Mode | 15-2 |
| | | 15.3.3 Clock Supply in DEBUG Mode | 15-2 |
| | 15.4 | Operations | 15-2 |
| | | 15.4.1 Initialization | 15-2 |
| | | 15.4.2 Data Transmission Procedures | |
| | | 15.4.3 REMO Output Waveform | |
| | | | |

| | | 15.4.4 Continuous Data Transmission and Compare Buffers | 15-5 |
|----|---------|---|------|
| | 15.5 | Interrupts | |
| | | Application Example: Driving EL Lamp | |
| | | Control Registers | |
| | 10.7 | REMC2 Clock Control Register | |
| | | REMC2 Data Bit Counter Control Register | |
| | | REMC2 Data Bit Counter Register | |
| | | REMC2 Data Bit Active Pulse Length Register1 | |
| | | REMC2 Data Bit Length Register1 | |
| | | REMC2 Status and Interrupt Flag Register1 | |
| | | REMC2 Interrupt Enable Register | |
| | | REMC2 Carrier Waveform Register | |
| | | REMC2 Carrier Modulation Control Register | |
| 16 | Seven- | -Segment LED Controller (LEDC) | 16-1 |
| | 16.1 | Overview | 16-1 |
| | 16.2 | Output Pins and External Connections | 16-2 |
| | | 16.2.1 List of Output Pins | 16-2 |
| | | 16.2.2 External Connections | 16-2 |
| | 16.3 | Clock Settings | 16-2 |
| | | 16.3.1 LEDC Operating Clock | 16-2 |
| | | 16.3.2 Clock Supply in SLEEP Mode | |
| | | 16.3.3 Clock Supply in DEBUG Mode | |
| | | 16.3.4 LED Lighting Cycle | 16-3 |
| | 16.4 | Operations | 16-3 |
| | | 16.4.1 Initialization | 16-3 |
| | | 16.4.2 Display On/Off | 16-4 |
| | | 16.4.3 Common Mode | 16-4 |
| | | 16.4.4 Number of Display Digits | 16-4 |
| | | 16.4.5 Brightness Adjustment | 16-4 |
| | | 16.4.6 Display Data Registers | |
| | | 16.4.7 Drive Waveform | |
| | 16.5 | Interrupt | 16-6 |
| | 16.6 | Control Registers | 16-6 |
| | | LEDC Clock Control Register | 16-6 |
| | | LEDC Control Register | |
| | | LEDC Lighting Period Setting Register | |
| | | LEDC Interrupt Flag Register | |
| | | LEDC Interrupt Enable Register LEDC COMxy Data Registers | |
| 4- | 40 1.11 | | |
| 1/ | | A/D Converter (ADC12A) | |
| | | Overview | |
| | 17.2 | Input Pins and External Connections | |
| | | 17.2.1 List of Input Pins | |
| | | 17.2.2 External Connections | |
| | 17.3 | Clock Settings | |
| | | 17.3.1 ADC12A Operating Clock | |
| | | 17.3.2 Sampling Time | |
| | 17.4 | Operations | |
| | | 17.4.1 Initialization | |
| | | 17.4.2 Conversion Start Trigger Source | |
| | | 17.4.3 Conversion Mode and Analog Input Pin Settings | |
| | | 17.4.4 A/D Conversion Operations and Control Procedures | 17-4 |

| | 17.5 | Interrupts | | 17-6 |
|----|--------|---------------------|--|---------|
| | 17.6 | Control Registers | | 17-6 |
| | | ADC12A Ch.n Cor | ntrol Register | 17-6 |
| | | ADC12A Ch.n Trig | ger/Analog Input Select Register | 17-7 |
| | | | nfiguration Register | |
| | | | errupt Flag Register | |
| | | | errupt Enable Register | |
| | | | sult Register m | |
| 18 | - | • | RO2) | |
| | 18.1 | Overview | | 18-1 |
| | 18.2 | Operation Mode ar | nd Output Mode | 18-1 |
| | 18.3 | Multiplication | | 18-2 |
| | 18.4 | Division | | 18-3 |
| | 18.5 | MAC | | 18-5 |
| | 18.6 | Reading Operation | Results | 18-7 |
| 19 | | | cs | |
| 13 | | | n Ratings | _ |
| | | | _ | |
| | | · | erating Conditions | |
| | | • | on | |
| | | | troller (SRC) Characteristics | |
| | | • | LG) Characteristics | |
| | 19.6 | Flash Memory Cha | racteristics | 19-5 |
| | 19.7 | Input/Output Port (| PPORT) Characteristics | 19-5 |
| | 19.8 | Supply Voltage Det | ector (SVD3) Characteristics | 19-7 |
| | | | aracteristics | |
| | | | al Interface (SPIA) Characteristics | |
| | | - | eristics | |
| | | ` ' | rter (ADC12A) Characteristics | |
| ~~ | | | | |
| | | | tion Diagram | |
| 21 | Packa | ge | | 21-1 |
| Аp | pendix | A List of Periphe | eral Circuit Control Registers | AP-A-1 |
| | | 0x4000-0x4008 | Misc Registers (MISC) | AP-A-1 |
| | | 0x4020 | Power Generator (PWG) | |
| | | 0x4040-0x4050 | Clock Generator (CLG) | AP-A-1 |
| | | 0x4080-0x4090 | Interrupt Controller (ITC) | AP-A-2 |
| | | 0x40a0-0x40a4 | Watchdog Timer (WDT2) | AP-A-3 |
| | | 0x4100-0x4106 | Supply Voltage Detector (SVD3) | AP-A-3 |
| | | 0x4160-0x416c | 16-bit Timer (T16) Ch.0 | AP-A-4 |
| | | 0x41b0 | Flash Controller (FLASHC) | AP-A-4 |
| | | 0x4200-0x42e2 | I/O Ports (PPORT) | |
| | | 0x4300-0x4314 | Universal Port Multiplexer (UPMUX) | AP-A-8 |
| | | 0x4380-0x4390 | UART (UART3) Ch.0 | |
| | | 0x43a0-0x43ac | 16-bit Timer (T16) Ch.1 | |
| | | 0x43b0-0x43ba | Synchronous Serial Interface (SPIA) Ch.0 | |
| | | 0x43c0-0x43d2 | I ² C (I2C) Ch.0 | |
| | | 0x5000-0x501a | 16-bit PWM Timer (T16B) Ch.0 | |
| | | 0x5260-0x526c | 16-bit Timer (T16) Ch.2 | |
| | | 0x5270-0x527a | Synchronous Serial Interface (SPIA) Ch.1 | |
| | | 0x5320-0x5332 | IR Remote Controller (REMC2) | AP-A-15 |

| | 0x5400-0x5414 | Seven-Segment LED Controller (LEDC) | AP-A-16 |
|--------|-----------------------|---|---------|
| | 0x5480-0x548c | 16-bit Timer (T16) Ch.3 | AP-A-16 |
| | 0x54a2-0x54ba | 12-bit A/D Converter (ADC12A) | AP-A-17 |
| | 0xffff90 | Debugger (DBG) | AP-A-18 |
| Appen | dix B Power Saving |] | AP-B-1 |
| | | Configuration Examples for Power Saving | |
| 1 | B.2 Other Power Savin | g Methods | AP-B-2 |
| Appen | dix C Mounting Pre | ecautions | AP-C-1 |
| Appen | dix D Measures Ag | ainst Noise | AP-D-1 |
| Appen | dix E Initialization | Routine | AP-E-1 |
| Revisi | on History | | |

1 Overview

The S1C17M12/M13 is a 16-bit embedded Flash MCU that features low power consumption. It includes various serial interfaces and a seven-segment LED controller on the compact die. It is suitable for control panels with a seven-segment display for housing equipment and FA equipment.

1.1 Features

Table 1.1.1 Features

| | lable 1.1.1 Teatures |
|--|---|
| Model | S1C17M12 S1C17M13 |
| CPU | |
| CPU core | Seiko Epson original 16-bit RISC CPU core S1C17 |
| Other | On-chip debugger |
| Embedded Flash memory | |
| Capacity | 16K bytes (for both instructions and data) |
| Erase/program count | 1,000 times (min.) |
| Other | Security function to protect from reading/programming by ICDmini |
| | On-board programming function using ICDmini |
| Embedded RAM | |
| Capacity | 2K bytes |
| Clock generator (CLG) | |
| System clock source | 3 sources (IOSC/OSC3/EXOSC) |
| System clock frequency (operating frequency) | 16.8 MHz (max.) |
| IOSC oscillator circuit (boot clock source) | 700 kHz (typ.) embedded oscillator |
| , , | 23 µs (max.) starting time (time from cancelation of SLEEP state to vector table read |
| | by the CPU) |
| OSC3 oscillator circuit | 16.8 MHz (max.) crystal/ceramic oscillator |
| | 4, 8, 12, and 16 MHz-switchable embedded oscillator |
| EXOSC clock input | 16.8 MHz (max.) square or sine wave input |
| Other | Configurable system clock division ratio |
| | Configurable system clock used at wake up from SLEEP state |
| | Operating clock frequency for the CPU and all peripheral circuits is selectable. |
| I/O port (PPORT) | operating clock frequency for the or o and an peripricial circuits is selectable. |
| Number of general-purpose I/O ports | Input/output port: 38 bits (max.) |
| | Output port: 1 bit (max.) |
| | |
| Number of insultintown at a sute | Pins are shared with the peripheral I/O. |
| Number of input interrupt ports | 34 bits (max.) |
| Number of ports that support universal port | 21 bits |
| multiplexer (UPMUX) | A peripheral circuit I/O function selected via software can be assigned to each port. |
| Number of low-level high-current drive | 8 bits (max.) |
| outputs | 7 mA output (max.) |
| Number of high-level high-current drive | 5 bits (max.) |
| outputs | 56 mA output (max., Total sum of 5 bits) |
| Timers | |
| Watchdog timer (WDT2) | Generates NMI or watchdog timer reset. |
| | Programmable NMI/reset generation cycle |
| 16-bit timer (T16) | 4 channels |
| | Generates the SPIA master clock and the ADC12A trigger signal. |
| 16-bit PWM timer (T16B) | 1 channel |
| | Event counter/capture function |
| | PWM waveform generation function |
| | Number of PWM output or capture input ports: 2 ports/channel |
| Supply voltage detector (SVD3) | |
| Detection voltage | VDD or external voltage (two external voltage input ports are provided.) |
| Detection level | VDD: 28 levels (1.8 to 5.0 V)/external voltage: 32 levels (1.2 to 5.0 V) |
| Other | Intermittent operation mode |
| | Generates an interrupt or reset according to the detection level evaluation. |
| Serial interfaces | |
| UART (UART3) | 4 channels |
| · | Baud-rate generator included, IrDA1.0 supported |
| | Open drain output, signal polarity, and baud rate division ratio are configurable. |
| | Infrared communication carrier modulation output function |
| | I |

1 OVERVIEW

| Model | S1C17M12 | S1C17M13 | | | |
|---|---|--|--|--|--|
| Serial interfaces | | 0.0 | | | |
| Synchronous serial interface (SPIA) | 2 channels | | | | |
| , | 2 to 16-bit variable data length | | | | |
| | The 16-bit timer (T16) can be used for the | baud-rate generator in master mode | | | |
| I ² C (I2C) | 1 channel | bada rato gonorator in mactor model | | | |
| | Baud-rate generator included | | | | |
| IR remote controller (REMC2) | Dada Tato gonorator moladod | | | | |
| Number of transmitter channels | 1 channel | | | | |
| Other | EL lamp drive waveform can be generated | for an application example | | | |
| Seven-segment LED controller (LEDC) | LE lamp drive waverorm can be generated | тог ан аррисацоп ехаттрів. | | | |
| LED control output | Seven-segment LED outputs up to five dig | ite (RSEG × 1 5COM(max)) | | | |
| | | its (65EG × 1=5COIVI(ITIAX.)) | | | |
| | COM time-division dynamic drive control | | | | |
| | Software configurable anode/cathode com | imon mode and oπ-state pin status | | | |
| 10.1.3.4/D 1. (4.D.0404) | Four-level brightness adjustment function | | | | |
| 12-bit A/D converter (ADC12A) | T | | | | |
| Conversion method | <u> </u> - | Successive approximation type | | | |
| Resolution | | 12 bits | | | |
| Number of conversion channels | | 1 channel | | | |
| Number of analog signal inputs | | 8 ports/channel | | | |
| Multiplier/divider (COPRO2) | | | | | |
| Arithmetic functions | 16-bit × 16-bit multiplier | | | | |
| | 16-bit × 16-bit + 32-bit multiply and accum | nulation unit | | | |
| | 32-bit ÷ 32-bit divider | | | | |
| Reset | | | | | |
| #RESET pin | Reset when the reset pin is set to low. | | | | |
| Power-on reset | Reset at power on. | | | | |
| Brownout reset | Reset when the power supply voltage drop | | | | |
| Key entry reset | Reset when the P00 to P01/P02/P03 keys are pressed simultaneously (can be en- | | | | |
| | abled/disabled using a register). | | | | |
| Watchdog timer reset | Reset when the watchdog timer overflows | (can be enabled/disabled using a register). | | | |
| Supply voltage detector reset | Reset when the supply voltage detector de | tects the set voltage level (can be enabled/ | | | |
| | disabled using a register). | | | | |
| Interrupt | | | | | |
| Non-maskable interrupt | 4 systems (Reset, address misaligned inter | rrupt, debug, NMI) | | | |
| Programmable interrupt | External interrupt: 1 system (8 levels) | | | | |
| | Internal interrupt: 14 systems (8 levels) | | | | |
| Power supply voltage | | | | | |
| VDD operating voltage | 1.8 to 5.5 V | | | | |
| VDD operating voltage for Flash programming | 2.4 to 5.5 V (VPP = 7.5 V external power su | pply is required.) | | | |
| Operating temperature | | | | | |
| Operating temperature range | -40 to 85 °C | | | | |
| Current consumption (Typ. value) | | | | | |
| SLEEP mode | 0.3 μA (VDD = 3.6 V) | | | | |
| | 0.35 μA (VDD = 5.5 V) | | | | |
| | IOSC = OFF, OSC3 = OFF | | | | |
| HALT mode | 340 μA | | | | |
| | OSC3 = 16 MHz (internal oscillator) | | | | |
| RUN mode | 1,650 µA | | | | |
| | OSC3 = 16 MHz (internal oscillator), CPU = | OSC3 (2 wait cycles) | | | |
| Shipping form | | | | | |
| 1 | TQFP12-48pin (Lead pitch: 0.5 mm) | | | | |
| 2 | Die form (Pad pitch: 80 µm (min.)) | | | | |
| | | | | | |

1.2 Block Diagram




Figure 1.2.1 S1C17M12/M13 Block Diagram

* Not available in the S1C17M12.

1.3 Pins

1.3.1 Pin Configuration Diagram (TQFP12-48pin)




Figure 1.3.1.1 S1C17M12 Pin Configuration Diagram (TQFP12-48pin)




Figure 1.3.1.2 S1C17M13 Pin Configuration Diagram (TQFP12-48pin)

1.3.2 Pad Configuration Diagram (Chip)




Figure 1.3.2.1 S1C17M12 Pad Configuration Diagram (Chip)

Pad opening: $X = 68 \mu m$, $Y = 68 \mu m$

Chip thickness: 400 µm

^{*1} These pads have the same specification. Select one pad to be used.




Figure 1.3.2.2 S1C17M13 Pad Configuration Diagram (Chip)

st 1 These pads have the same specification. Select one pad to be used.

Pad opening: $X = 68 \mu m$, $Y = 68 \mu m$

Chip thickness: 400 µm

Table 1.3.2.1 S1C17M12/M13 Pad Coordinates

| No. | X µm | Υμm | No. | Xμm | Υμm | No. | Xμm | Υμm | No. | Xμm | Yμm |
|-----|--------|--------|-----|----------|--------|-----|--------|-------|-----|---------------|--------|
| 1 | -950.0 | -911.5 | 22 | 1,051.5 | -628.0 | 34 | 666.6 | 911.5 | 46 | -1,051.5 | 810.0 |
| 2 | -870.0 | -911.5 | 23 | 1,051.5 | -483.0 | 35 | 576.6 | 911.5 | 47 | -1,051.5 | 730.0 |
| 3 | -790.0 | -911.5 | 24 | 1,051.5 | -403.0 | 36 | 430.0 | 911.5 | 48 | -1,051.5 | 650.0 |
| 4 | -710.0 | -911.5 | 25 | 1,051.5 | -258.0 | 37 | 350.0 | 911.5 | 49 | -1,051.5 | 570.0 |
| 5 | -630.0 | -911.5 | 26 | 1,051.5 | -178.0 | 38 | 270.0 | 911.5 | 50 | -1,051.5 | 490.0 |
| 6 | -550.0 | -911.5 | 27 | 1,051.5 | -98.0 | 39 | 110.0 | 911.5 | 51 | -1,051.5 | 410.0 |
| 7 | -470.0 | -911.5 | 28 | 1,051.5 | -18.0 | 40 | 30.0 | 911.5 | 52 | -1,051.5 | 330.0 |
| 8 | -390.0 | -911.5 | 29 | 1,051.5 | 62.0 | 41 | -50.0 | 911.5 | 53 | -1,051.5 | 250.0 |
| 9 | -310.0 | -911.5 | 30 | 1,051.5 | 207.0 | 42 | -130.0 | 911.5 | 54 | -1,051.5 | 170.0 |
| 10 | -230.0 | -911.5 | 31 | 1,051.5 | 287.0 | 43 | -210.0 | 911.5 | 55 | -1,051.5 | 90.0 |
| 11 | -150.0 | -911.5 | 32 | 1,051.5 | 433.6 | 44 | -370.0 | 911.5 | 56 | -1,051.5 | 5.0 |
| 12 | -70.0 | -911.5 | 33 | 1,051.5 | 523.6 | 45 | -695.0 | 911.5 | 57 | -1,051.5 | -75.0 |
| 13 | 10.0 | -911.5 | | | | | | | 58 | -1,051.5 | -155.0 |
| 14 | 175.0 | -911.5 | | | | | | [| 59 | -1,051.5 | -235.0 |
| 15 | 255.0 | -911.5 | | | | | | / [| 60 | -1,051.5 | -315.0 |
| 16 | 335.0 | -911.5 | | | | | | ´ [| 61 | -1,051.5 | -395.0 |
| 17 | 415.0 | -911.5 | | \times | | | X | | 62 | -1,051.5 | -475.0 |
| 18 | 495.0 | -911.5 | | | | | | . [| 63 | -1,051.5 | -555.0 |
| 19 | 575.0 | -911.5 | / | | | / | | | | | |
| 20 | 655.0 | -911.5 | | | | | | | | \rightarrow | |
| 21 | 735.0 | -911.5 | | | | | | | | | |

1.3.3 Pin Descriptions

Symbol meanings

Initial state:

Assigned signal: The signal listed at the top of each pin is assigned in the initial state. The pin function must be switched via software to assign another signal (see the "I/O Ports" chapter).

I = Input
 O = Output
 I/O = Input/output
 P = Power supply
 A = Analog signal
 Hi-Z = High impedance state

I (Pull-up) = Input with pulled up

I (Pull-down) = Input with pulled down
Hi-Z = High impedance state
O (H) = High level output
O (L) = Low level output

Tolerant fail-safe structure:

= Over voltage tolerant fail-safe type I/O cell included (see the "I/O Ports" chapter)

Table 1.3.3.1 Pin description

| Pin/pad name | Assigned signal | I/O | Initial state | Tolerant fail-safe structure | Function | S1C17M12 | S1C17M13 |
|------------------|------------------|-----|---------------|--|--|----------|----------|
| V _{DD} | V _{DD} | Р | _ | - | Power supply (+), I/O power supply (except for P50–54) | √ | 1 |
| V _{DD2} | V _{DD2} | Р | _ | _ | I/O power supply (P50–54) | 1 | 1 |
| Vss | Vss | Р | _ | _ | GND (except for P40-47, P50-54) | 1 | 1 |
| Vss2 | Vss2 | Р | _ | _ | GND (P40-47, P50-54) | 1 | 1 |
| V _{PP} | VPP | Р | _ | _ | Power supply for Flash programming | 1 | 1 |
| V _{D1} | V _{D1} | Α | _ | _ | V _{D1} regulator output | 1 | 1 |
| #RESET | #RESET | - | I (Pull-up) | _ | Reset input | 1 | 1 |
| P00 | P00 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | I/O |] | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN07 | Α | | | 12-bit A/D converter Ch.0 analog signal input 7 | - | 1 |
| P01 | P01 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN06 | Α | | | 12-bit A/D converter Ch.0 analog signal input 6 | - | 1 |
| P02 | P02 | I/O | Hi-Z | - | I/O port | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN05 | Α | | | 12-bit A/D converter Ch.0 analog signal input 5 | - | 1 |
| P03 | P03 | I/O | Hi-Z | _ | I/O port | | 1 |
| UPMUX I/O | | | | User-selected I/O (universal port multiplexer) | 1 | 1 | |
| | ADIN04 | Α | | | 12-bit A/D converter Ch.0 analog signal input 4 | - | 1 |
| P04 | P04 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN03 | Α | | | 12-bit A/D converter Ch.0 analog signal input 3 | - | 1 |
| P05 | P05 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | 1/0 | | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN02 | Α | | | 12-bit A/D converter Ch.0 analog signal input 2 | - | 1 |
| P06 | P06 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN01 | Α | | | 12-bit A/D converter Ch.0 analog signal input 1 | - | 1 |
| P07 | P07 | I/O | Hi-Z | _ | I/O port | / | 1 |
| | UPMUX | 1/0 | 1 | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | ADIN00 | Α | | | 12-bit A/D converter Ch.0 analog signal input 0 | _ | 1 |
| P10 | P10 | 1/0 | Hi-Z | _ | I/O port | 1 | 1 |
| - | UPMUX | 1/0 | 1 | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | VREFA0 | Α | 1 | | 12-bit A/D converter Ch.0 reference voltage input | - | 1 |
| P11 | P11 | I/O | Hi-Z | _ | I/O port | 1 | 1 |
| | UPMUX | I/O | 1 | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | EXSVD0 | A | 1 | | External power supply voltage detection input Ch.0 | 1 | 1 |
| P12 | P12 | I/O | Hi-Z | _ | I/O port | / | 1 |
| = | UPMUX | 1/0 | 1 | | User-selected I/O (universal port multiplexer) | 1 | 1 |
| | EXSVD1 | Α | 1 | | External power supply voltage detection input Ch.1 | 1 | 1 |

| Pin/pad name | Assigned signal | I/O | Initial state | Tolerant fail-safe structure | Function | | S1C17M12 | S1C17M13 |
|-----------------|-----------------|----------|---------------|------------------------------------|---|--------------------------------------|----------|----------|
| P13 | P13 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | EXOSC | ı | | | Clock generator external clock input | | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer | | 1 | 1 |
| P14 | P14 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | EXCL00 | - 1 | | | 16-bit PWM timer Ch.0 event counter input (| 0 | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer | | 1 | 1 |
| P15 | P15 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | EXCL01 | ı | | | 16-bit PWM timer Ch.0 event counter input 1 | | | |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer | | 1 | 1 |
| P16 | P16 | I/O | Hi-Z | _ | I/O port | | 1 | 1 |
| | FOUT | 0 | | | Clock external output | | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer |) | 1 | 1 |
| P17 | P17 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | #ADTRG0 | ı | | | 12-bit A/D converter Ch.0 trigger input | | - | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer | | 1 | 1 |
| P20 | P20 | I/O | Hi-Z | _ | I/O port | | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer |) | 1 | 1 |
| P21 | P21 | I/O | Hi-Z | _ | I/O port | | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer | | 1 | 1 |
| P22 | P22 | I/O | Hi-Z | _ | I/O port | | 1 | 1 |
| | UPMUX | I/O | | | User-selected I/O (universal port multiplexer |) | 1 | 1 |
| P23 | P23 | 1/0 | Hi-Z | _ | I/O port | | 1 | 1 |
| | UPMUX | 1/0 | = | | User-selected I/O (universal port multiplexer |) | 1 | 1 |
| P24 | P24 | 1112 | | _ | I/O port | | | 1 |
| D40 | UPMUX | 1/0 | 11: 7 | | User-selected I/O (universal port multiplexer | <u>'</u> | 1 | 1 |
| P40 | P40 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | - | 1 |
| D44 | SEG0 | 0 | 11: 7 | | LED segment output | drive output | 1 | 1 |
| P41 | P41 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | - | 1 |
| D40 | SEG1 | 0 | 11: 7 | | LED segment output | drive output | 1 | 1 |
| P42 | P42 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | - | 1 |
| P43 | SEG2 | 0 | Hi-Z | | LED segment output | drive output Low-level high-current | 1 | 1 |
| P43 | P43 SEG3 | I/O O | ∏I-Z | _ | I/O port LED segment output | drive output | 1 | 1 |
| P44 | P44 | 1/0 | Hi-Z | | I/O port | Low-level high-current | <u> </u> | 1 |
| F44 | SEG4 | 0 | ∏I-Z | _ | LED segment output | drive output | V | 1 |
| P45 | P45 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | 1 | 1 |
| 1 40 | SEG5 | 0 | 12 | | LED segment output | drive output | 1 | 1 |
| P46 | P46 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | 1 | 1 |
| 1 40 | SEG6 | 0 | 12 | | LED segment output | drive output | 7 | 1 |
| P47 | P47 | 1/0 | Hi-Z | _ | I/O port | Low-level high-current | ļ. | 1 |
| , | SEG7 | 0 | | | LED segment output | drive output | 7 | 1 |
| P50 | P50 | 1/0 | Hi-Z | _ | I/O port | High-level high-current | +- | 1 |
| 00 | REMO | 0 | | | IR remote controller transmit data output | drive output | 1 | 1 |
| | COM0 | 0 | | | LED common output | | 1 | 1 |
| P51 | P50 | 1/0 | Hi-Z | - | I/O port | High-level high-current | 1 | 1 |
| | CLPLS | 0 | 1 | | IR remote controller clear pulse output | drive output | 1 | 1 |
| | COM1 | 0 | | | LED common output | 1 | 1 | 1 |
| P52 | P50 | I/O | Hi-Z | - | I/O port | High-level high-current | 1 | 1 |
| | COM2 | 0 | 1 | | LED common output | drive output | 1 | 1 |
| P53 | P50 | I/O | Hi-Z | _ | I/O port | High-level high-current | 1 | 1 |
| | COM3 | 0 | | | LED common output | drive output | 1 | 1 |
| P54 | P50 | I/O | Hi-Z | _ | I/O port | High-level high-current | 1 | 1 |
| | COM4 | 0 | | | LED common output | drive output | 1 | 1 |
| PD0 | DST2 | 0 | O (L) | _ | On-chip debugger status output | | 1 | 1 |
| | PD0 | I/O | | | I/O port | | 1 | 1 |
| PD1 | DSIO | I/O | I (Pull-up) | _ | On-chip debugger data input/output | | 1 | 1 |
| | PD1 | I/O | | | I/O port | | 1 | 1 |
| PD2 | DCLK | 0 | O (H) | _ | On-chip debugger clock output | | 1 | 1 |
| | PD2 | 0 | | | Output port | | 1 | 1 |
| PD3 | PD3 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | OSC3 | Α | | | OSC3 oscillator circuit input | | 1 | 1 |
| PD4 | PD4 | I/O | Hi-Z | - | I/O port | | 1 | 1 |
| | OSC4 | Α | <u> </u> | | OSC3 oscillator circuit output | | 1 | 1 |

Note: In the peripheral circuit descriptions, the assigned signal name is used as the pin name.

Universal port multiplexer (UPMUX)

The universal port multiplexer (UPMUX) allows software to select the peripheral circuit input/output function to be assigned to each pin from those listed below.

Table 1.3.3.2 Peripheral Circuit Input/output Function Selectable by UPMUX

| Peripheral circuit | Signal to be assigned | I/O | Channel number n | Function |
|-------------------------|-----------------------|-----|------------------|--------------------------------------|
| Synchronous serial | SDIn | - 1 | n = 0, 1 | SPIA Ch.n data input |
| interface (SPIA) | SDOn | 0 | | SPIA Ch.n data output |
| | SPICLKn | I/O | | SPIA Ch.n clock input/output |
| | #SPISSn | ı | | SPIA Ch.n slave-select input |
| I2C (I2C) | SCLn | I/O | n = 0 | I2C Ch.n clock input/output |
| | SDAn | I/O | | I2C Ch.n data input/output |
| UART (UART3) | USINn | I | n = 0 | UART3 Ch.n data input |
| | USOUTn | 0 | | UART3 Ch.n data output |
| 16-bit PWM timer (T16B) | TOUTn0/CAPn0 | I/O | n = 0 | T16B Ch.n PWM output/capture input 0 |
| | TOUTn1/CAPn1 | I/O | | T16B Ch.n PWM output/capture input 1 |

Note: Do not assign a function to two or more pins simultaneously.

2 Power Supply, Reset, and Clocks

The power supply, reset, and clocks in this IC are managed by the embedded power generator, system reset controller, and clock generator, respectively.

2.1 Power Generator (PWG)

2.1.1 Overview

PWG is the power generator that controls the internal power supply system to drive this IC with stability and low power. The main features of PWG are outlined below.

- Embedded VD1 regulator
 - The VDI regulator generates the VDI voltage to drive internal circuits, this makes it possible to keep current consumption constant independent of the VDD voltage level.
 - The VDI regulator supports two operation modes, normal mode and economy mode, and setting the VDI regulator into economy mode at light loads helps achieve low-power operations.

Figure 2.1.1.1 shows the PWG configuration.




Figure 2.1.1.1 PWG Configuration

2.1.2 Pins

Table 2.1.2.1 lists the PWG pins.

Pin name I/O Initial status **Function** VDD Ρ Power supply (+), I/O power supply (except for P50-54) Р V_{DD2} I/O power supply (P50–54) Ρ Vss GND (except for P40-47, P50-54) Ρ GND (P40-47, P50-54) Vss₂ V_{D1} Embedded regulator output pin

Table 2.1.2.1 List of PWG Pins

For the V_{DD} and V_{DD2} operating voltage ranges and recommended external parts, refer to "Recommended Operating Conditions, Power supply voltage V_{DD}, V_{DD2}" in the "Electrical Characteristics" chapter and the "Basic External Connection Diagram" chapter, respectively.

2.1.3 V_{D1} Regulator Operation Mode

The VDI regulator supports two operation modes, normal mode and economy mode. Setting the VDI regulator into economy mode at light loads helps achieve low-power operations. The following shows an example of light load conditions in which economy mode can be set.

Light load condition: SLEEP mode (only when all oscillators are stopped)

The VDI regulator also supports automatic mode in which the hardware detects a light load condition and automatically switches between normal mode and economy mode. Use the VDI regulator in automatic mode when no special control is required.

2.2 System Reset Controller (SRC)

2.2.1 Overview

SRC is the system reset controller that resets the internal circuits according to the requests from the reset sources to archive steady IC operations. The main features of SRC are outlined below.

- Embedded reset hold circuit maintains reset state to boot the system safely while the internal power supply is unstable after power on or the oscillation frequency is unstable after the clock source is initiated.
- Supports reset requests from multiple reset sources.
 - #RESET pin
 - POR and BOR
 - Key-entry reset
 - Watchdog timer reset
 - Supply voltage detector reset
 - Peripheral circuit software reset (supports some peripheral circuits only)
- The CPU registers and peripheral circuit control bits will be reset with an appropriate initialization condition according to changes in status.

Figure 2.2.1.1 shows the SRC configuration.




Figure 2.2.1.1 SRC Configuration

2.2.2 Input Pin

Table 2.2.2.1 shows the SRC pin.

Table 2.2.2.1 SRC Pin

| Pin name I/O | | Initial status | Function | |
|--------------|---|----------------|-------------|--|
| #RESET | I | I (Pull-up) | Reset input | |

The #RESET pin is connected to the noise filter that removes pulses not conforming to the requirements. An internal pull-up resistor is connected to the #RESET pin, so the pin can be left open. For the #RESET pin characteristics, refer to "#RESET pin characteristics" in the "Electrical Characteristics" chapter.

2.2.3 Reset Sources

The reset source refers to causes that request system initialization. The following shows the reset sources.

#RESET pin

Inputting a reset signal with a certain low level period to the #RESET pin issues a reset request.

POR and BOR

POR (Power On Reset) issues a reset request when the rise of VDD is detected. BOR (Brownout Reset) issues a reset request when a certain VDD voltage level is detected. Reset requests from these circuits ensure that the system will be reset properly when the power is turned on and the supply voltage is out of the operating voltage range. Figure 2.2.3.1 shows an example of POR and BOR internal reset operation according to variations in VDD.




Figure 2.2.3.1 Example of Internal Reset by POR and BOR

For the POR and BOR electrical specifications, refer to "POR/BOR characteristics" in the "Electrical Characteristics" chapter.

Key-entry reset

Inputting a low level signal of a certain period to the I/O port pins configured to a reset input issues a reset request. This function must be enabled using an I/O port register. For more information, refer to the "I/O Ports" chapter.

Watchdog timer reset

Setting the watchdog timer into reset mode will issue a reset request when the counter overflows. This helps return the runaway CPU to a normal operating state. For more information, refer to the "Watchdog timer" chapter.

Supply voltage detector reset

By enabling the low power supply voltage detection reset function, the supply voltage detector will issue a reset request when a drop in the power supply voltage is detected. This makes it possible to put the system into reset state if the IC must be stopped under a low voltage condition. For more information, refer to the "Supply Voltage Detector" chapter.

Peripheral circuit software reset

Some peripheral circuits provide a control bit for software reset (MODEN or SFTRST). Setting this bit initializes the peripheral circuit control bits. Note, however, that the software reset operations depend on the peripheral circuit. For more information, refer to "Control Registers" in each peripheral circuit chapter.

Note: The MODEN bit of some peripheral circuits does not issue software reset.

2.2.4 Initialization Conditions (Reset Groups)

A different initialization condition is set for the CPU registers and peripheral circuit control bits, individually. The reset group refers to an initialization condition. Initialization is performed when a reset source included in a reset group issues a reset request. Table 2.2.4.1 lists the reset groups. For the reset group to initialize the registers and control bits, refer to the "CPU and Debugger" chapter or "Control Registers" in each peripheral circuit chapter.

| Reset group | Reset source | Reset cancelation timing |
|-------------|-----------------------------------|--|
| H0 | #RESET pin | Reset state is maintained for the reset |
| | POR and BOR | hold time tristra after the reset request is |
| | Key-entry reset | canceled. |
| | Supply voltage detector reset | |
| | Watchdog timer reset | |
| H1 | #RESET pin | |
| | POR and BOR | |
| S0 | Peripheral circuit software reset | Reset state is canceled immediately |
| | (MODEN and SFTRST bits. The | after the reset request is canceled. |
| | software reset operations de- | |
| | pend on the peripheral circuit. | |

Table 2.2.4.1 List of Reset Groups

2.3 Clock Generator (CLG)

2.3.1 Overview

CLG is the clock generator that controls the clock sources and manages clock supply to the CPU and the peripheral circuits. The main features of CLG are outlined below.

- Supports multiple clock sources.
 - IOSC oscillator circuit that oscillates with a fast startup and no external parts required
 - High-speed OSC3 oscillator circuit in which the oscillator type can be specified from crystal/ceramic oscillator (an external resonator is required) and internal oscillator
 - EXOSC clock input circuit that allows input of square wave and sine wave clock signals
- The system clock (SYSCLK), which is used as the operating clock for the CPU and bus, and the peripheral circuit operating clocks can be configured individually by selecting the suitable clock source and division ratio.
- IOSCCLK output from the IOSC oscillator circuit is used as the boot clock for fast booting.
- Controls the oscillator and clock input circuits to enable/disable according to the operating mode, RUN or SLEEP mode.
- Provides a flexible system clock switching function at SLEEP mode cancelation.
 - The clock sources to be stopped in SLEEP mode can be selected.
 - SYSCLK to be used at SLEEP mode cancelation can be selected from all clock sources.
 - The oscillator and clock input circuit on/off state can be maintained or changed at SLEEP mode cancelation.
- · Provides the FOUT function to output an internal clock for driving external ICs or for monitoring the internal state.

Figure 2.3.1.1 shows the CLG configuration.




Figure 2.3.1.1 CLG Configuration

2.3.2 Input/Output Pins

Table 2.3.2.1 lists the CLG pins.

Table 2.3.2.1 List of CLG Pins

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|--------------------------------|
| OSC3 | Α | - | OSC3 oscillator circuit input |
| OSC4 | Α | - | OSC3 oscillator circuit output |
| EXOSC | I | I | EXOSC clock input |
| FOUT | 0 | O (L) | FOUT clock output |

* Indicates the status when the pin is configured for CLG.

If the port is shared with the CLG input/output function and other functions, the CLG function must be assigned to the port. For more information, refer to the "I/O Ports" chapter.

2.3.3 Clock Sources

IOSC oscillator circuit

The IOSC oscillator circuit features a fast startup and no external parts are required for oscillating. Figure 2.3.3.1 shows the configuration of the IOSC oscillator circuit.




Figure 2.3.3.1 IOSC Oscillator Circuit Configuration

The IOSC oscillator circuit output clock IOSCCLK is used as SYSCLK at booting. For the oscillation characteristics, refer to "IOSC oscillator circuit characteristics" in the "Electrical Characteristics" chapter.

OSC3 oscillator circuit

The OSC3 oscillator circuit is a high-speed oscillator circuit that allows software to select the oscillator type from two different types shown below. Figure 2.3.3.2 shows the configuration of the OSC3 oscillator circuit.

Crystal/ceramic oscillator

This oscillator circuit includes a feedback resistor and a drain resistor, so no external part is required except for a crystal/ceramic resonator. The embedded gain-controlled inverter allows selection of the resonator from a wide frequency range.

Internal oscillator

This oscillator circuit features a fast startup and no external parts are required for oscillating. The OSC3CLK frequency can be selected using the CLGOSC3.OSC3FQ[1:0] bits.




Figure 2.3.3.2 OSC3 Oscillator Circuit Configuration

For the recommended parts and the oscillation characteristics, refer to the "Basic External Connection Diagram" chapter and "OSC3 oscillator circuit characteristics" in the "Electrical Characteristics" chapter, respectively.

EXOSC clock input

EXOSC is an external clock input circuit that supports square wave and sine wave clocks. Figure 2.3.3.3 shows the configuration of the EXOSC clock input circuit.




Figure 2.3.3.3 EXOSC Clock Input Circuit

EXOSC has no oscillation stabilization waiting circuit included, therefore, it must be enabled when a stabilized clock is being supplied. For the input clock characteristics, refer to "EXOSC external clock input characteristics" in the "Electrical Characteristics" chapter.

2.3.4 Operations

Oscillation start time and oscillation stabilization waiting time

The oscillation start time refers to the time after the oscillator circuit is enabled until the oscillation signal is actually sent to the internal circuits. The oscillation stabilization waiting time refers to the time it takes the clock to stabilize after the oscillation starts.

To avoid malfunctions of the internal circuits due to an unstable clock during this period, the oscillator circuit includes an oscillation stabilization waiting circuit that can disable supplying the clock to the system until the designated time has elapsed. Figure 2.3.4.1 shows the relationship between the oscillation start time and the oscillation stabilization waiting time.




Figure 2.3.4.1 Oscillation Start Time and Oscillation Stabilization Waiting Time

The oscillation stabilization waiting time for the IOSC oscillator circuit is fixed at 16 IOSCCLK clocks. The oscillation stabilization waiting time for the OSC3 oscillator circuit can be set using the CLGOSC3.OSC-3WT[2:0] bits. It should be set to 1,024 OSC3CLK clocks or more when crystal/ceramic oscillator is selected, or four OSC3CLK clocks or more when internal oscillator is selected. To check whether the oscillation stabilization waiting time is set properly and the clock is stabilized immediately after the oscillation starts or not, monitor the oscillation clock using the FOUT output function.

When the oscillation stabilization waiting operation has completed, the oscillator circuit sets the oscillation stabilization waiting completion flag and starts clock supply to the internal circuits.

Note: The oscillation stabilization waiting time is always expended at start of oscillation even if the oscillation stabilization waiting completion flag has not be cleared to 0.

Oscillation start procedure for the IOSC oscillator circuit

Follow the procedure shown below to start oscillation of the IOSC oscillator circuit.

Write 1 to the CLGINTE.IOSCSTAIF bit. (Clear interrupt flag)
 Write 1 to the CLGINTE.IOSCSTAIE bit. (Enable interrupt)
 Write 1 to the CLGOSC.IOSCEN bit. (Start oscillation)

4. IOSCCLK can be used if the CLGINTF.IOSCSTAIF bit = 1 after an interrupt occurs.

Oscillation start procedure for the OSC3 oscillator circuit

Follow the procedure shown below to start oscillation of the OSC3 oscillator circuit.

Write 1 to the CLGINTF.OSC3STAIF bit. (Clear interrupt flag)
 Write 1 to the CLGINTE.OSC3STAIE bit. (Enable interrupt)

3. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

4. Configure the following CLGOSC3 register bits:

- CLGOSC3.OSC3MD[1:0] bits (Select oscillator type)

- CLGOSC3.OSC3WT[2:0] bits (Set oscillation stabilization waiting time)
In addition to the above, configure the following bits when using the crystal/ceramic oscillator:

- CLGOSC3.OSC3INV[1:0] bits (Set oscillation inverter gain)

Configure the following bits when using the internal oscillator:

- CLGOSC3.OSC3FQ[1:0] bits (Select oscillation frequency)

- 5. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)
- 6. When using the crystal/ceramic oscillator, assign the OSC3 oscillator input/output functions to the ports. (Refer to the "I/O Ports" chapter.)
- 7. Write 1 to the CLGOSC.OSC3EN bit. (Start oscillation)
- 8. OSC3CLK can be used if the CLGINTF.OSC3STAIF bit = 1 after an interrupt occurs.

The setting values of the CLGOSC3.OSC3INV[1:0] and CLGOSC3.OSC3WT[2:0] bits should be determined after performing evaluation using the populated circuit board.

Note: Make sure the CLGOSC.OSC3EN bit is set to 0 (while the OSC3 oscillation is halted) when switching the oscillator within two types.

System clock switching

The CPU boots using IOSCCLK as SYSCLK. After booting, the clock source of SYSCLK can be switched according to the processing speed required. The SYSCLK frequency can also be set by selecting the clock source division ratio, this makes it possible to run the CPU at the most suitable performance for the process to be executed. The CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are used for this control.

The CLGSCLK register bits are protected against writings by the system protect function, therefore, the system protection must be removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits before the register setting can be altered. For the transition between the operating modes including the system clock switching, refer to "Operating Mode."

Clock control in SLEEP mode

The CPU enters SLEEP mode when it executes the slp instruction. Whether the clock sources being operated are stopped or not at this point can be selected in each source individually. This allows the CPU to fast switch between SLEEP mode and RUN mode, and the peripheral circuits to continue operating without disabling the clock in SLEEP mode. The CLGOSC.IOSCSLPC, CLGOSC.OSC3SLPC, and CLGOSC.EXOSCSLPC bits are used for this control. Figure 2.3.4.3 shows a control example.




Figure 2.3.4.3 Clock Control Example in SLEEP Mode

The SYSCLK condition (clock source and division ratio) at wake-up from SLEEP mode to RUN mode can also be configured. This allows flexible clock control according to the wake-up process. Configure the clock using the CLGSCLK.WUPSRC[1:0] and CLGSCLK.WUPDIV[1:0] bits, and write 1 to the CLGSCLK.WUPMD bit to enable this function.




Figure 2.3.4.4 Clock Control Example at SLEEP Cancelation

Clock external output (FOUT)

The FOUT pin can output the clock generated by a clock source or its divided clock to outside the IC. This allows monitoring the oscillation frequency of the oscillator circuit or supplying an operating clock to external ICs. Follow the procedure shown below to start clock external output.

- 1. Assign the FOUT function to the port. (Refer to the "I/O Ports" chapter.)
- 2. Configure the following CLGFOUT register bits:
 - CLGFOUT.FOUTSRC[1:0] bits (Select clock source)
 - CLGFOUT.FOUTDIV[2:0] bits (Set clock division ratio)
 - Set the CLGFOUT.FOUTEN bit to 1. (Enable clock external output)

2.4 Operating Mode

2.4.1 Initial Boot Sequence

Figure 2.4.1.1 shows the initial boot sequence after power is turned on.




Figure 2.4.1.1 Initial Boot Sequence

Note: The reset cancelation time at power-on varies according to the power rise time and reset request cancelation time.

For the reset hold time trstr, refer to "Reset hold circuit characteristics" in the "Electrical Characteristics" chapter.

2.4.2 Transition between Operating Modes

State transitions between operating modes shown in Figure 2.4.2.1 take place in this IC.

RUN mode

RUN mode refers to the state in which the CPU is executing the program. A transition to this mode takes place when the system reset request from the system reset controller is canceled. RUN mode is classified into "IOSC RUN," "OSC3 RUN," and "EXOSC RUN" by the SYSCLK clock source.

HALT mode

When the CPU executes the halt instruction, it suspends program execution and stops operating. This state is HALT mode. In this mode, the clock sources and peripheral circuits keep operating. This mode can be set while no software processing is required and it reduces power consumption as compared with RUN mode. HALT mode is classified into "IOSC HALT," "OSC3 HALT," and "EXOSC HALT" by the SYSCLK clock source.

SLEEP mode

When the CPU executes the slp instruction, it suspends program execution and stops operating. This state is SLEEP mode. In this mode, the clock sources stop operating as well. However, the clock source in which the CLGOSC.IOSCSLPC/OSC3SLPC/EXOSCSLPC bit is set to 0 keeps operating, so the peripheral circuits with the clock being supplied can also operate. By setting this mode when no software processing and peripheral circuit operations are required, power consumption can be less than HALT mode.

Note: The current consumption when a clock source is active in SLEEP mode by setting the CLGOSC. IOSCSLPC/OSC3SLPC/EXOSCSLPC bit to 0 is equivalent to the value in HALT mode with the same clock source condition (refer to "Current Consumption, Current consumption in HALT mode IHALT1 and IHALT2" in the "Electrical Characteristics" chapter).

DEBUG mode

When a debug interrupt occurs, the CPU enters DEBUG mode. DEBUG mode is canceled when the retd instruction is executed. For more information on DEBUG mode, refer to "Debugger" in the "CPU and Debugger" chapter.




Figure 2.4.2.1 Operating Mode-to-Mode State Transition Diagram

Canceling HALT or SLEEP mode

The conditions listed below generate the HALT/SLEEP cancelation signal to cancel HALT or SLEEP mode and put the CPU into RUN mode. This transition is executed even if the CPU does not accept the interrupt request.

- Interrupt request from a peripheral circuit
- · NMI from the watchdog timer
- Debug interrupt
- · Reset request

2.5 Interrupts

CLG has a function to generate the interrupts shown in Table 2.5.1.

Table 2.5.1 CLG Interrupt Functions

| | | • | |
|-----------------------------|-------------------|--|-----------------|
| Interrupt | Interrupt flag | Set condition | Clear condition |
| IOSC oscillation stabiliza- | CLGINTF.IOSCSTAIF | When the IOSC oscillation stabilization waiting | Writing 1 |
| tion waiting completion | | operation has completed after the oscillation starts | |
| OSC3 oscillation stabili- | CLGINTF.OSC3STAIF | When the OSC3 oscillation stabilization waiting | Writing 1 |
| zation waiting completion | | operation has completed after the oscillation starts | |

CLG provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

2.6 Control Registers

PWG VD1 Regulator Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|--------------|---------|-------|------|---------|
| PWGVD1CTL | 15–8 | _ | 0x00 | _ | R | - |
| | 7–2 | _ | 0x00 | - | R | |
| | 1-0 | REGMODE[1:0] | 0x0 | H0 | R/WP | |

Bits 15-2 Reserved

Bits 1-0 REGMODE[1:0]

These bits control the internal regulator operating mode.

Table 2.6.1 Internal Regulator Operating Mode

| PWGVD1CTL.REGMODE[1:0] bits | Operating mode |
|-----------------------------|----------------|
| 0x3 | Economy mode |
| 0x2 | Normal mode |
| 0x1 | Reserved |
| 0x0 | Automatic mode |

CLG System Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-------------|---------|-------|------|---------|
| CLGSCLK | 15 | WUPMD | 0 | H0 | R/WP | _ |
| | 14 | - | 0 | - | R | |
| | 13–12 | WUPDIV[1:0] | 0x0 | H0 | R/WP | |
| | 11–10 | - | 0x0 | - | R | |
| | 9–8 | WUPSRC[1:0] | 0x0 | H0 | R/WP | |
| | 7–6 | - | 0x0 | - | R | |
| | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/WP | |
| | 3–2 | _ | 0x0 | _ | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |

Bit 15 WUPMD

This bit enables the SYSCLK switching function at wake-up.

1 (R/WP): Enable 0 (R/WP): Disable

When the CLGSCLK.WUPMD bit = 1, setting values of the CLGSCLK.WUPSRC[1:0] bits and the CLGSCLK.WUPDIV[1:0] bits are loaded to the CLGSCLK.CLKSRC[1:0] bits and the CLGSCLK. CLKDIV[1:0] bits, respectively, at wake-up from SLEEP mode to switch SYSCLK. When the CLG-SCLK.WUPMD bit = 0, the CLGSCLK.CLKSRC[1:0] and CLGSCLK.CLKDIV[1:0] bits are not altered at wake-up.

Note: When the CLGSCLK.WUPMD bit = 1, the clock source enable bits (CLGOSC.EXOSCEN, CLGOSC.OSC3EN, CLGOSC.IOSCEN) except for the SYSCLK source selected by the CLGSCLK.CLKSRC[1:0] bits will be cleared to 0 to stop the clocks after a system wake-up. However, the enable bit of the clock source being operated during SLEEP mode by setting the CLGOSC.****SLPC bit retains 1 after a wake-up.

Bit 14 Reserved

Bits 13-12 WUPDIV[1:0]

These bits select the SYSCLK division ratio for resetting the CLGSCLK.CLKDIV[1:0] bits at wake-up. This setting is ineffective when the CLGSCLK.WUPMD bit = 0.

Bits 11-10 Reserved

Bits 9-8 WUPSRC[1:0]

These bits select the SYSCLK clock source for resetting the CLGSCLK.CLKSRC[1:0] bits at wake-up. When a currently stopped clock source is selected, it will automatically start oscillating or clock input at wake-up. However, this setting is ineffective when the CLGSCLK. WUPMD bit = 0.

Table 2.6.2 SYSCLK Clock Source and Division Ratio Settings at Wake-up

| | | | • | | | | |
|------------------|--------------------------|----------|---------|----------|--|--|--|
| CLGSCLK. | CLGSCLK.WUPSRC[1:0] bits | | | | | | |
| | 0x0 | 0x1 | 0x2 | 0x3 | | | |
| WUPDIV[1:0] bits | IOSCCLK | Reserved | OSC3CLK | EXOSCCLK | | | |
| 0x3 | 1/8 | _ | 1/16 | Reserved | | | |
| 0x2 | 1/4 |] | 1/8 | | | | |
| 0x1 | 1/2 |] | 1/2 | | | | |
| 0x0 | 1/1 | | 1/1 | 1/1 | | | |

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits set the division ratio of the clock source to determine the SYSCLK frequency.

Bits 3-2 Reserved

CLKSRC[1:0] Bits 1-0

These bits select the SYSCLK clock source.

When a currently stopped clock source is selected, it will automatically start oscillating or clock input.

Table 2.6.3 SYSCLK Clock Source and Division Ratio Settings

| CLGSCLK. | CLGSCLK.CLKSRC[1:0] bits | | | | | | |
|------------------|--------------------------|----------|---------|----------|--|--|--|
| | 0x0 | 0x1 | 0x2 | 0x3 | | | |
| CLKDIV[1:0] bits | IOSCCLK | Reserved | OSC3CLK | EXOSCCLK | | | |
| 0x3 | 1/8 | - | 1/16 | Reserved | | | |
| 0x2 | 1/4 | | 1/8 | | | | |
| 0x1 | 1/2 | | 1/2 | | | | |
| 0x0 | 1/1 | | 1/1 | 1/1 | | | |

CLG Oscillation Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|---------|
| CLGOSC | 15–12 | _ | 0x0 | _ | R | _ |
| | 11 | EXOSCSLPC | 1 | H0 | R/W | |
| | 10 | OSC3SLPC | 1 | H0 | R/W | |
| | 9 | - | 0 | - | R | |
| | 8 | IOSCSLPC | 1 | H0 | R/W | |
| | 7–4 | - | 0x0 | - | R | |
| | 3 | EXOSCEN | 0 | H0 | R/W | |
| | 2 | OSC3EN | 0 | H0 | R/W | |
| | 1 | _ | 0 | - | R | |
| | 0 | IOSCEN | 1 | H0 | R/W | |

Bits 15-12, 9 Reserved

Bit 11 EXOSCSLPC
Bit 10 OSC3SLPC
Bit 8 IOSCSLPC

These bits control the clock source operations in SLEEP mode.

1 (R/W): Stop clock source in SLEEP mode 0 (R/W): Continue operation state before SLEEP

Each bit corresponds to the clock source as follows: CLGOSC.EXOSCSLPC bit: EXOSC clock input CLGOSC.OSC3SLPC bit: OSC3 oscillator circuit CLGOSC.IOSCSLPC bit: IOSC oscillator circuit

Bits 7-4, 1 Reserved

Bit 3 EXOSCEN
Bit 2 OSC3EN
Bit 0 IOSCEN

These bits control the clock source operation. 1(R/W): Start oscillating or clock input 0(R/W): Stop oscillating or clock input

Each bit corresponds to the clock source as follows:
CLGOSC.EXOSCEN bit: EXOSC clock input
CLGOSC.OSC3EN bit: OSC3 oscillator circuit
CLGOSC.IOSCEN bit: IOSC oscillator circuit

CLG OSC3 Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|--------------|---------|-------|------|---------|
| CLGOSC3 | 15–12 | _ | 0x0 | _ | R | _ |
| | 11–10 | OSC3FQ[1:0] | 0x1 | H0 | R/WP | |
| | 9–8 | OSC3MD[1:0] | 0x0 | H0 | R/WP | |
| | 7–6 | _ | 0x0 | - | R | |
| | 5–4 | OSC3INV[1:0] | 0x3 | H0 | R/WP | |
| | 3 | _ | 0 | - | R | |
| | 2-0 | OSC3WT[2:0] | 0x6 | H0 | R/WP | |

Bits 15-12 Reserved

Bits 11-10 OSC3FQ[1:0]

These bits set the oscillation frequency of the OSC3 internal oscillator circuit.

Table 2.6.4 OSC3 Internal Oscillator Frequency Setting

| CLGOSC3.OSC3FQ[1:0] bits | OSC3 oscillation frequency |
|--------------------------|----------------------------|
| 0x3 | 16 MHz |
| 0x2 | 12 MHz |
| 0x1 | 8 MHz |
| 0x0 | 4 MHz |

Bits 9-8 OSC3MD[1:0]

These bits select an oscillator type of the OSC3 oscillator circuit.

Table 2.6.5 OSC3 Oscillator Type Selection

| CLGOSC3.OSC3MD[1:0] bits | OSC3 oscillator type |
|--------------------------|----------------------------|
| 0x3 | Reserved |
| 0x2 | Crystal/ceramic oscillator |
| 0x1 | Reserved |
| 0x0 | Internal oscillator |

Bits 7-6 Reserved

Bits 5-4 OSC3INV[1:0]

These bits set the oscillation inverter gain of the OSC3 crystal/ceramic oscillator circuit.

Table 2.6.6 OSC3 Oscillation Inverter Gain Setting

| CLGOSC3.OSC3INV[1:0] bits | Inverter gain |
|---------------------------|---------------|
| 0x3 | Max. |
| 0x2 | ↑ |
| 0x1 | ↓ |
| 0x0 | Min. |

Bit 3 Reserved

Bits 2-0 OSC3WT[2:0]

These bits set the oscillation stabilization waiting time for the OSC3 oscillator circuit.

Table 2.6.7 OSC3 Oscillation Stabilization Waiting Time Setting

| CLGOSC3.OSC3WT[2:0] bits | Oscillation stabilization waiting time |
|--------------------------|--|
| 0x7 | 65,536 clocks |
| 0x6 | 16,384 clocks |
| 0x5 | 4,096 clocks |
| 0x4 | 1,024 clocks |
| 0x3 | 256 clocks |
| 0x2 | 64 clocks |
| 0x1 | 16 clocks |
| 0x0 | 4 clocks |

CLG Interrupt Flag Register

| 0_0 | o a military in a grid grid or | | | | | | | | | |
|---------------|--------------------------------|-----------|---------|-------|-----|-----------------------|--|--|--|--|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks | | | | |
| CLGINTF | 15–8 | _ | 0x00 | _ | R | _ | | | | |
| | 7–3 | _ | 0x00 | _ | R | | | | | |
| | 2 | OSC3STAIF | 0 | H0 | R/W | Cleared by writing 1. | | | | |
| | 1 | - | 0 | _ | R | _ | | | | |
| | 0 | IOSCSTAIF | 0 | H0 | R/W | Cleared by writing 1. | | | | |

Bits 15-3, 1 Reserved

Bit 2 OSC3STAIF Bit 0 IOSCSTAIF

These bits indicate the CLG interrupt cause occurrence statuses.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective Each bit corresponds to the interrupt as follows:

CLGINTF.OSC3STAIF bit: OSC3 oscillation stabilization waiting completion interrupt CLGINTF.IOSCSTAIF bit: IOSC oscillation stabilization waiting completion interrupt

Note: The CLGINTF.IOSCSTAIF bit is 0 after system reset is canceled, but IOSCCLK has already

been stabilized.

CLG Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-----------|---------|-------|-----|---------|
| CLGINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–3 | - | 0x00 | - | R | |
| | 2 | OSC3STAIE | 0 | H0 | R/W | |
| | 1 | - | 0 | _ | R | |
| | 0 | IOSCSTAIE | 0 | H0 | R/W | |

Bits 15-3, 1 Reserved

Bit 2 OSC3STAIE Bit 0 IOSCSTAIE

These bits enable the CLG interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Each bit corresponds to the interrupt as follows:

CLGINTE.OSC3STAIE bit: OSC3 oscillation stabilization waiting completion interrupt CLGINTE.IOSCSTAIE bit: IOSC oscillation stabilization waiting completion interrupt

CLG FOUT Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|--------------|---------|-------|-----|---------|
| CLGFOUT | 15–8 | - | 0x00 | _ | R | _ |
| | 7 | _ | 0 | - | R | |
| | 6–4 | FOUTDIV[2:0] | 0x0 | H0 | R/W | |
| | 3–2 | FOUTSRC[1:0] | 0x0 | H0 | R/W | |
| | 1 | _ | 0 | - | R | |
| | 0 | FOUTEN | 0 | H0 | R/W | |

Bits 15-7 Reserved

Bits 6-4 FOUTDIV[2:0]

These bits set the FOUT clock division ratio.

Bits 3-2 FOUTSRC[1:0]

These bits select the FOUT clock source.

Table 2.6.8 FOUT Clock Source and Division Ratio Settings

| CLGFOUT. | | CLGFOUT.FOUTSRC[1:0] bits | | | | | | | | |
|-------------------|---------|---------------------------|---------|----------|--|--|--|--|--|--|
| FOUTDIV[2:0] bits | 0x0 | 0x1 | 0x2 | 0x3 | | | | | | |
| FOUTDIV[2:0] bits | IOSCCLK | Reserved | OSC3CLK | SYSCLK | | | | | | |
| 0x7 | 1/128 | _ | 1/128 | Reserved | | | | | | |
| 0x6 | 1/64 | | 1/64 | | | | | | | |
| 0x5 | 1/32 |] | 1/32 | | | | | | | |
| 0x4 | 1/16 |] | 1/16 | | | | | | | |
| 0x3 | 1/8 |] | 1/8 | | | | | | | |
| 0x2 | 1/4 | | 1/4 | | | | | | | |
| 0x1 | 1/2 | | 1/2 | | | | | | | |
| 0x0 | 1/1 | | 1/1 | 1/1 | | | | | | |

Note: When the CLGFOUT.FOUTSRC[1:0] bits are set to 0x3, the FOUT output will be stopped in SLEEP/HALT mode as SYSCLK is stopped.

Bit 1 Reserved

2 POWER SUPPLY, RESET, AND CLOCKS

Bit 0 FOUTEN

This bit controls the FOUT clock external output.

1 (R/W): Enable external output 0 (R/W): Disable external output

Note: Since the FOUT signal generated is out of sync with writings to the CLGFOUT.FOUTEN bit,

a glitch may occur when the FOUT output is enabled or disabled.

3 CPU and Debugger

3.1 Overview

This IC incorporates the Seiko Epson original 16-bit CPU core (S1C17) with a debugger. The main features of the CPU core are listed below.

- · Seiko Epson original 16-bit RISC processor
 - 24-bit general-purpose registers: 8
 24-bit special registers: 2
 8-bit special register: 1
 - Up to 16M bytes of memory space (24-bit address)
 - Harvard architecture using separated instruction bus and data bus
- Compact and fast instruction set optimized for development in C language
 - Code length: 16-bit fixed length
 - Number of instructions: 111 basic instructions (184 including variations)
 Execution cycle: Main instructions are executed in one cycle.
 Extended immediate instructions: Immediate data can be extended up to 24 bits.
- Supports reset, NMI, address misaligned, debug, and external interrupts.
 - Reads a vector from the vector table and branches to the interrupt handler routine directly.
 - Can generate software interrupts with a vector number specified (all vector numbers specifiable).
- HALT mode (halt instruction) and SLEEP mode (slp instruction) are provided as the standby function.
- Incorporates a debugger with three-wire communication interface to assist in software development.




Figure 3.1.1 S1C17 Configuration

3.2 CPU Core

3.2.1 CPU Registers

The CPU includes eight general-purpose registers and three special registers (Table 3.2.1.1).

Table 3.2.1.1 Initialization of CPU Registers

| | CPU register name | | Initial | Reset |
|---------------------------------|-----------------------------|----------|---|-------|
| General-purpose registers R0 to | | R0 to R7 | 0x000000 | H0 |
| Special | ecial Program counter I | | The reset vector is automatically loaded. | H0 |
| registers Stack pointer | | SP | 0x000000 | H0 |
| | Processor status register F | | 0x00 | H0 |

For details on the CPU registers, refer to the "S1C17 Family S1C17 Core Manual." For more information on the reset vector, refer to the "Interrupt Controller" chapter.

3.2.2 Instruction Set

The CPU instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows the most important instructions to be executed in one cycle. For details on the instructions, refer to the "S1C17 Family S1C17 Core Manual."

3.2.3 Reading PSR

The PSR contents can be read through the MSCPSR register. Note, however, that data cannot be written to PSR through the MSCPSR register.

3.2.4 I/O Area Reserved for the S1C17 Core

The address range from 0xfffc00 to 0xfffffff is the I/O area reserved for the S1C17 core. Do not access this area except when it is required.

3.3 Debugger

3.3.1 Debugging Functions

The debugger provides the following functions:

- Instruction break: A debug interrupt is generated immediately before the set instruction address is executed. An instruction break can be set at up to four addresses.
- Single step: A debug interrupt is generated after each instruction has been executed.
- Forcible break: A debug interrupt is generated using an external input signal.
- Software break: A debug interrupt is generated when the brk instruction is executed.

When a debug interrupt occurs, the CPU enters DEBUG mode. The peripheral circuit operations in DEBUG mode depend on the setting of the DBRUN bit provided in the clock control register of each peripheral circuit. For more information on the DBRUN bit, refer to "Clock Supply in DEBUG Mode" in each peripheral circuit chapter. DEBUG mode continues until a cancel command is sent from the personal computer or the CPU executes the retd instruction. Neither hardware interrupts nor NMI are accepted during DEBUG mode.

3.3.2 Resource Requirements and Debugging Tools

Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, refer to the "Memory and Bus" chapter. The start address of this debugging work area can be read from the DBRAM register.

Debugging tools

To perform debugging, connect ICDmini (S5U1C17001H) to the input/output pin for the debugger embedded in this IC and control it from the personal computer. This requires the tools shown below.

- S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)
- S1C17 Family C Compiler Package (e.g., S5U1C17001C)

3.3.3 List of Debugger Input/Output Pins

Table 3.3.3.1 lists the debug pins.

| Table | 33 | 3 1 | List | of | Debua | Pins |
|-------|----|-----|------|----|-------|------|
| | | | | | | |

| Pin name | I/O | Initial state | Function | | | |
|----------|-----|---------------|---|--|--|--|
| DCLK | 0 | 0 | On-chip debugger clock output pin | | | |
| | | | Outputs a clock to the ICDmini (S5U1C17001H). | | | |
| DSIO | I/O | I | On-chip debugger data input/output pin | | | |
| | | | Used to input/output debugging data and input the break signal. | | | |
| DST2 | 0 | 0 | On-chip debugger status output pin | | | |
| | | | Outputs the processor status during debugging. | | | |

The debugger input/output pins are shared with general-purpose I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched to general-purpose I/O port pins. For details, refer to the "I/O Ports" chapter.

Note: Do not drive the DCLK pin with a high level from outside (e.g. pulling up with a resistor). Also, do not connect (short-circuit) between the DCLK pin and another GPIO port. In the both cases, the IC may not start up normally due to unstable pin input/output status at power on.

3.3.4 External Connection

Figure 3.3.4.1 shows a connection example between this IC and ICDmini when performing debugging.




Figure 3.3.4.1 External Connection

For the recommended pull-up resistor value, refer to "Recommended Operating Conditions, DSIO pull-up resistor RDBG" in the "Electrical Characteristics" chapter. RDBG is not required when using the DSIO pin as a general-purpose I/O port pin.

3.3.5 Flash Security Function

This IC provides a security function to protect the internal Flash memory from unauthorized reading and tampering by using the debugger through ICDmini. Figure 3.3.5.1 shows a Flash security function setting flow.




Figure 3.3.5.1 Shipment of IC with ROM Data Programmed and Flash Security Function Setting Flow

3 CPU AND DEBUGGER

The following shows the status of the IC with protected Flash:

- The Flash memory data is undefined if it is read from the debugger.
- An error occurs if an attempt is made to program the Flash memory through ICDmini.

However, the Flash security function can be disabled by entering the unprotecting password predefined to GNU17 IDE (the security function will take effect again after a reset). For setting the password, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual."

Note: Disable the Flash security function before debugging an IC with protected Flash via ICDmini. The debugging functions may not run normally if the Flash security function is enabled.

3.4 Control Register

MISC PSR Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| MSCPSR | 15–8 | - | 0x00 | _ | R | _ |
| | 7–5 | PSRIL[2:0] | 0x0 | H0 | R | |
| | 4 | PSRIE | 0 | H0 | R | |
| | 3 | PSRC | 0 | H0 | R | |
| | 2 | PSRV | 0 | H0 | R | |
| | 1 | PSRZ | 0 | H0 | R | |
| | 0 | PSRN | 0 | H0 | R | |

Bits 15-8 Reserved

Bits 7-5 PSRIL[2:0]

The value (0 to 7) of the PSR IL[2:0] (interrupt level) bits can be read out with these bits.

Bit 4 PSRIE

The value (0 or 1) of the PSR IE (interrupt enable) bit can be read out with this bit.

Bit 3 PSRC

The value (0 or 1) of the PSR C (carry) flag can be read out with this bit.

Bit 2 PSRV

The value (0 or 1) of the PSR V (overflow) flag can be read out with this bit.

Bit 1 PSRZ

The value (0 or 1) of the PSR Z (zero) flag can be read out with this bit.

Bit 0 PSRN

The value (0 or 1) of the PSR N (negative) flag can be read out with this bit.

Debug RAM Base Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-------------|---------|-------|-----|---------|
| DBRAM | 31–24 | _ | 0x00 | _ | R | _ |
| | 23-0 | DBRAM[23:0] | *1 | H0 | R | |

^{*1} Debugging work area start address

Bits 31-24 Reserved

Bits 23-0 DBRAM[23:0]

The start address of the debugging work area (64 bytes) can be read out with these bits.

4 Memory and Bus

4.1 Overview

This IC supports up to 16M bytes of accessible memory space for both instructions and data. The features are listed below.

- · Embedded Flash memory that supports on-board programming
- All memory and control registers are accessible in 16-bit width and one cycle.
- Write-protect function to protect system control registers

Figure 4.1.1 shows the memory map.




Figure 4.1.1 Memory Map

4.2 Bus Access Cycle

The CPU uses the system clock for bus access operations. First, "Bus access cycle," "Device size," and "Access size" are defined as follows:

- Bus access cycle: One system clock period = 1 cycle
- Device size: Bit width of the memory and peripheral circuits that can be accessed in one cycle
- Access size: Access size designated by the CPU instructions (e.g., ld %rd, [%rb] \rightarrow 16-bit data transfer)

Table 4.2.1 lists numbers of bus access cycles by different device size and access size. The peripheral circuits can be accessed with an 8-bit, 16-bit, or 32-bit instruction.

| Table 4.2.1 Number of Bus Access Cycles | | | | | | |
|---|-------------|----------------------|--|--|--|--|
| Device size | Access size | Number of bus access | | | | |
| | | cycles | | | | |
| 8 bits | 8 bits | 1 | | | | |
| | 16 bits | 2 | | | | |
| | 32 bits | 4 | | | | |
| 16 bits | 8 bits | 1 | | | | |
| | 16 bits | 1 | | | | |
| | 32 bits | 2 | | | | |
| 32 bits | 8 bits | 1 | | | | |
| | 16 bits | 1 | | | | |
| | 32 bits | 1 | | | | |

Table 4.2.1 Number of Bus Access Cycles

Note: When data is transferred to a memory in 32-bit access, the eight high-order bits are written to the memory as 0x00 since the bit width of the S1C17 core general-purpose registers is 24 bits. Conversely when sending from a memory to a register, the eight high-order bits are ignored. The CPU performs 32-bit access for stack operations in an interrupt handling. In this case, the CPU read/write 32-bit data that consists of the PSR value as the eight high-order bits and the return address as the 24 low-order bits. For more information, refer to the "S1C17 Family S1C17"

The CPU adopts Harvard architecture that allows simultaneous processing of an instruction fetch and a data access. However, they are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area bus cycles.

- When the CPU executes an instruction stored in the Flash area and accesses data in the Flash area
- When the CPU executes an instruction stored in the internal RAM area and accesses data in the internal RAM
 area

4.3 Flash Memory

Core Manual."

The Flash memory is used to store application programs and data. Address 0x8000 in the Flash area is defined as the vector table base address by default, therefore a vector table must be located beginning from this address. For more information on the vector table, refer to "Vector Table" in the "Interrupt Controller" chapter.

4.3.1 Flash Memory Pin

Table 4.3.1.1 shows the Flash memory pin.

Table 4.3.1.1 Flash Memory Pin

| Pin name | I/O | Initial status | Function |
|----------|-----|----------------|--------------------------------|
| VPP | Р | - | Flash programming power supply |

For the VPP voltage, refer to "Recommended Operating Conditions, Flash programming voltage VPP" in the "Electrical Characteristics" chapter.

Note: Always leave the VPP pin open except when programming the Flash memory.

4.3.2 Flash Bus Access Cycle Setting

There is a limit of frequency to access the Flash memory with no wait cycle, therefore, the number of bus access cycles for reading must be changed according to the system clock frequency. The number of bus access cycles for reading can be configured using the FLASHCWAIT.RDWAIT[1:0] bits. Select a setting for higher frequency than the system clock.

4.3.3 Flash Programming

The Flash memory supports on-board programming, so it can be programmed with the ROM data by using the debugger through an ICDmini. Figure 4.3.3.1 shows connection diagrams for on-board programming.




Figure 4.3.3.1 External Connection

The VPP pin must be left open except when programming the Flash memory. However, it is not necessary to disconnect the wire when using ICDmini to supply the VPP voltage, as ICDmini controls the power supply so that it will be supplied during Flash programming only. Be sure to connect CVPP for stabilizing the voltage.

For detailed information on ROM data programming method, refer to the "(S1C17 Family C Compiler Package) S5U1C17001C Manual." The IC can also be shipped after being programmed in the factory with the ROM data developed. Should you desire to ship the IC with ROM data programmed from the factory, please contact our customer support.

Note: The Flash programming requires a VDD voltage within 2.4 V to 5.5 V.

4.4 RAM

The RAM can be used to execute the instruction codes copied from another memory as well as storing variables or other data. This allows higher speed processing and lower power consumption than Flash memory.

Note: The 64 bytes at the end of the RAM is reserved as the debug RAM area. When using the debug functions under application development, do not access this area from the application program. This area can be used for applications of mass-produced devices that do not need debugging.

The RAM size used by the application can be configured to equal or less than the implemented size using the MSCIRAMSZ.IRAMSZ[2:0] bits. For example, this function can be used to prevent creating programs that seek to access areas outside the RAM area of the target model when developing an application for a model in which the RAM size is smaller than this IC. After the limitation is applied, accessing an address outside the RAM area results in the same operation (undefined value is read out) as when a reserved area is accessed.

4.5 Peripheral Circuit Control Registers

The control registers for the peripheral circuits are located in the 8K-byte area beginning with address 0x4000. Table 4.5.1 shows the control register map. For details of each control register, refer to "List of Peripheral Circuit Registers" in the appendix or "Control Registers" in each peripheral circuit chapter.

| Peripheral circuit | Address | | Register name |
|-----------------------|---------|-----------|---|
| MISC registers (MISC) | 0x4000 | MSCPROT | MISC System Protect Register |
| | 0x4002 | MSCIRAMSZ | MISC IRAM Size Register |
| | 0x4004 | MSCTTBRL | MISC Vector Table Address Low Register |
| | 0x4006 | MSCTTBRH | MISC Vector Table Address High Register |
| | 0x4008 | MSCPSR | MISC PSR Register |
| Power generator (PWG) | 0x4020 | PWGVD1CTL | PWG VD1 Regulator Control Register |
| Clock generator (CLG) | 0x4040 | CLGSCLK | CLG System Clock Control Register |
| | 0x4042 | CLGOSC | CLG Oscillation Control Register |
| | 0x4048 | CLGOSC3 | CLG OSC3 Control Register |
| | 0x404c | CLGINTF | CLG Interrupt Flag Register |
| | 0x404e | CLGINTE | CLG Interrupt Enable Register |
| | 0x4050 | CLGFOUT | CLG FOUT Control Register |

Table 4.5.1 Peripheral Circuit Control Register Map

4 MEMORY AND BUS

| Peripheral circuit | Address | | Register name |
|--------------------------------|---------|--------------|---|
| Interrupt controller (ITC) | 0x4080 | ITCLV0 | ITC Interrupt Level Setup Register 0 |
| | 0x4082 | | ITC Interrupt Level Setup Register 1 |
| | 0x4084 | | ITC Interrupt Level Setup Register 2 |
| | 0x4086 | | ITC Interrupt Level Setup Register 3 |
| | 0x4088 | | ITC Interrupt Level Setup Register 4 |
| | 0x408a | | ITC Interrupt Level Setup Register 5 |
| | 0x408c | | ITC Interrupt Level Setup Register 6 |
| | 0x408e | | ITC Interrupt Level Setup Register 7 |
| | 0x4090 | | ITC Interrupt Level Setup Register 8 |
| Watchdog timer (WDT2) | | WDTCLK | WDT2 Clock Control Register |
| | | WDTCTL | WDT2 Control Register |
| | | WDTCMP | WDT2 Counter Compare Match Register |
| Supply voltage detector (SVD3) | 0x4100 | SVDCLK | SVD3 Clock Control Register |
| | | SVDCTL | SVD3 Control Register |
| | | SVDINTF | SVD3 Status and Interrupt Flag Register |
| | | SVDINTE | SVD3 Interrupt Enable Register |
| 16-bit timer (T16) Ch.0 | | T16_0CLK | T16 Ch.0 Clock Control Register |
| , , | | T16_0MOD | T16 Ch.0 Mode Register |
| | | T16_0CTL | T16 Ch.0 Control Register |
| | | T16_0TR | T16 Ch.0 Reload Data Register |
| | | T16_0TC | T16 Ch.0 Counter Data Register |
| | | T16_0INTF | T16 Ch.0 Interrupt Flag Register |
| | | T16_0INTE | T16 Ch.0 Interrupt Enable Register |
| Flash controller (FLASHC) | | FLASHCWAIT | FLASHC Flash Read Cycle Register |
| I/O ports (PPORT) | 0x4200 | P0DAT | P0 Port Data Register |
| , , , | 0x4202 | POIOEN | P0 Port Enable Register |
| | | P0RCTL | P0 Port Pull-up/down Control Register |
| | 0x4206 | | P0 Port Interrupt Flag Register |
| | | POINTCTL | P0 Port Interrupt Control Register |
| | | P0CHATEN | P0 Port Chattering Filter Enable Register |
| | 0x420c | POMODSEL | P0 Port Mode Select Register |
| | 0x420e | P0FNCSEL | P0 Port Function Select Register |
| | 0x4210 | P1DAT | P1 Port Data Register |
| | 0x4212 | P1IOEN | P1 Port Enable Register |
| | 0x4214 | P1RCTL | P1 Port Pull-up/down Control Register |
| | 0x4216 | P1INTF | P1 Port Interrupt Flag Register |
| | | P1INTCTL | P1 Port Interrupt Control Register |
| | 0x421a | P1CHATEN | P1 Port Chattering Filter Enable Register |
| | 0x421c | P1MODSEL | P1 Port Mode Select Register |
| | 0x421e | P1FNCSEL | P1 Port Function Select Register |
| | 0x4220 | | P2 Port Data Register |
| | | P2IOEN | P2 Port Enable Register |
| | | P2RCTL | P2 Port Pull-up/down Control Register |
| | | P2INTF | P2 Port Interrupt Flag Register |
| | | P2INTCTL | P2 Port Interrupt Control Register |
| | | P2CHATEN | P2 Port Chattering Filter Enable Register |
| | | P2MODSEL | P2 Port Mode Select Register |
| | | P2FNCSEL | P2 Port Function Select Register |
| | 0x4240 | | P4 Port Data Register |
| | | P4IOEN | P4 Port Enable Register |
| | | P4RCTL | P4 Port Pull-up/down Control Register |
| | | P4INTF | P4 Port Interrupt Flag Register |
| | | P4INTCTL | P4 Port Interrupt Control Register |
| | | P4CHATEN | P4 Port Chattering Filter Enable Register |
| | | P4MODSEL | P4 Port Mode Select Register |
| | | P4FNCSEL | P4 Port Function Select Register |
| | 0x4250 | | P5 Port Data Register |
| | | P5IOEN | P5 Port Enable Register |
| | | P5RCTL | P5 Port Pull-up/down Control Register |
| | | P5INTF | P5 Port Interrupt Flag Register |
| | | P5INTCTL | P5 Port Interrupt Control Register |
| | UN72UU | I SHALOIF | I o i or michapi comino negistei |

| Peripheral circuit | Address | | Register name |
|----------------------------------|---------|-------------|---|
| I/O ports (PPORT) | | P5CHATEN | P5 Port Chattering Filter Enable Register |
| | | P5MODSEL | P5 Port Mode Select Register |
| | | P5FNCSEL | P5 Port Function Select Register |
| | 0x42d0 | | Pd Port Data Register |
| | | PDIOEN | Pd Port Enable Register |
| | | PDRCTL | Pd Port Pull-up/down Control Register |
| | | PDMODSEL | Pd Port Mode Select Register |
| | | PDFNCSEL | Pd Port Function Select Register |
| | 0x42e0 | | P Port Clock Control Register |
| | | PINTFGRP | P Port Interrupt Flag Group Register |
| Universal port multiplexer | | P0UPMUX0 | P00–01 Universal Port Multiplexer Setting Register |
| (UPMUX) | | P0UPMUX1 | P02–03 Universal Port Multiplexer Setting Register |
| | | P0UPMUX2 | P04–05 Universal Port Multiplexer Setting Register |
| | | P0UPMUX3 | P06–07 Universal Port Multiplexer Setting Register |
| | | P1UPMUX0 | P10–11 Universal Port Multiplexer Setting Register |
| | | P1UPMUX1 | P12–13 Universal Port Multiplexer Setting Register |
| | | P2UPMUX0 | P20–21 Universal Port Multiplexer Setting Register |
| | | P2UPMUX1 | P22–23 Universal Port Multiplexer Setting Register |
| | | P2UPMUX2 | P24 Universal Port Multiplexer Setting Register |
| UART(UART3) Ch.0 | | UA0CLK | UART3 Ch.0 Clock Control Register |
| (0,) 511.0 | | UA0MOD | UART3 Ch.0 Mode Register |
| | 0x4384 | | UART3 Ch.0 Baud-Rate Register |
| | | UA0CTL | UART3 Ch.0 Control Register |
| | | UA0TXD | UART3 Ch.0 Transmit Data Register |
| | | UA0RXD | UART3 Ch.0 Receive Data Register |
| | | UA0INTF | UART3 Ch.0 Status and Interrupt Flag Register |
| | | UA0INTE | UART3 Ch.0 Interrupt Enable Register |
| | | UA0CAWF | UART3 Ch.0 Carrier Waveform Register |
| 16-bit timer (T16) Ch.1 | | T16_1CLK | T16 Ch.1 Clock Control Register |
| To-bit timer (110) on:1 | | T16_1MOD | T16 Ch.1 Mode Register |
| | | T16_1CTL | T16 Ch.1 Control Register |
| | | T16_1TR | T16 Ch.1 Reload Data Register |
| | | T16_1TC | T16 Ch.1 Counter Data Register |
| | 0x43aa | | T16 Ch.1 Interrupt Flag Register |
| | | T16_1INTE | T16 Ch.1 Interrupt Enable Register |
| Synchronous serial interface | | SPIOMOD | SPIA Ch.0 Mode Register |
| (SPIA) Ch.0 | | SPI0CTL | SPIA Ch.0 Control Register |
| (61 1/4) 611.0 | | SPI0TXD | SPIA Ch.0 Transmit Data Register |
| | | SPI0RXD | SPIA Ch.0 Receive Data Register |
| | | SPIOINTF | SPIA Ch.0 Interrupt Flag Register |
| | | SPIOINTE | SPIA Ch.0 Interrupt Flag Register |
| I ² C (I2C) | | I2C0CLK | |
| | | I2C0MOD | I2C Ch.0 Clock Control Register |
| | | I2C0BR | I2C Ch.0 Mode Register |
| | | I2C0BR | I2C Ch.0 Baud-Rate Register I2C Ch.0 Own Address Register |
| | | | |
| | | I2COCTL | I2C Ch.0 Control Register |
| | | I2COTXD | I2C Ch.0 Transmit Data Register |
| | | I2CORXD | I2C Ch.0 Receive Data Register |
| | | I2COINTF | I2C Ch.0 Status and Interrupt Flag Register |
| 16 bit D\\\\\\ times (T16D) Ch 0 | | I2COINTE | I2C Ch.0 Interrupt Enable Register |
| 16-bit PWM timer (T16B) Ch.0 | | T16B0CLK | T16B Ch.0 Clock Control Register |
| | | T16B0CTL | T16B Ch.0 Counter Control Register |
| | | T16B0MC | T16B Ch.0 Max Counter Data Register |
| | | T16B0TC | T16B Ch.0 Timer Counter Data Register |
| | | T16B0CS | T16B Ch.0 Counter Status Register |
| | | T16B0INTF | T16B Ch.0 Interrupt Flag Register |
| | 0x500c | | T16B Ch.0 Interrupt Enable Register |
| | 0x5010 | | T16B Ch.0 Compare/Capture 0 Control Register |
| | | T16B0CCR0 | T16B Ch.0 Compare/Capture 0 Data Register |
| | | T16B0CCCTL1 | T16B Ch.0 Compare/Capture 1 Control Register |
| | Ux501a | T16B0CCR1 | T16B Ch.0 Compare/Capture 1 Data Register |

| Peripheral circuit | Address | | Register name |
|-------------------------------|---------|-------------|--|
| 16-bit timer (T16) Ch.2 | 0x5260 | T16_2CLK | T16 Ch.2 Clock Control Register |
| , , | | T16_2MOD | T16 Ch.2 Mode Register |
| | 0x5264 | T16_2CTL | T16 Ch.2 Control Register |
| | 0x5266 | T16_2TR | T16 Ch.2 Reload Data Register |
| | 0x5268 | T16_2TC | T16 Ch.2 Counter Data Register |
| | 0x526a | T16_2INTF | T16 Ch.2 Interrupt Flag Register |
| | 0x526c | T16_2INTE | T16 Ch.2 Interrupt Enable Register |
| Synchronous serial interface | 0x5270 | SPI1MOD | SPIA Ch.1 Mode Register |
| (SPIA) Ch.1 | 0x5272 | SPI1CTL | SPIA Ch.1 Control Register |
| | 0x5274 | SPI1TXD | SPIA Ch.1 Transmit Data Register |
| | 0x5276 | SPI1RXD | SPIA Ch.1 Receive Data Register |
| | 0x5278 | SPI1INTF | SPIA Ch.1 Interrupt Flag Register |
| | 0x527a | SPI1INTE | SPIA Ch.1 Interrupt Enable Register |
| IR remote controller (REMC2) | 0x5320 | REMCLK | REMC2 Clock Control Register |
| | 0x5322 | REMDBCTL | REMC2 Data Bit Counter Control Register |
| | 0x5324 | REMDBCNT | REMC2 Data Bit Counter Register |
| | 0x5326 | REMAPLEN | REMC2 Data Bit Active Pulse Length Register |
| | 0x5328 | REMDBLEN | REMC2 Data Bit Length Register |
| | 0x532a | REMINTF | REMC2 Status and Interrupt Flag Register |
| | 0x532c | REMINTE | REMC2 Interrupt Enable Register |
| | 0x5330 | REMCARR | REMC2 Carrier Waveform Register |
| | 0x5332 | REMCCTL | REMC2 Carrier Modulation Control Register |
| Seven-segment LED controller | 0x5400 | LEDCCLK | LEDC Clock Control Register |
| (LEDC) | 0x5402 | LEDCCTL | LEDC Control Register |
| | 0x5404 | LEDCLPSET | LEDC Lighting Period Setting Register |
| | 0x5406 | LEDCINTF | LEDC Interrupt Flag Register |
| | 0x5408 | LEDCINTE | LEDC Interrupt Enable Register |
| | 0x5410 | LEDCDAT10 | LEDC COM1/0 Data Register |
| | 0x5412 | LEDCDAT32 | LEDC COM3/2 Data Register |
| | 0x5414 | LEDCDAT4 | LEDC COM4 Data Register |
| 16-bit timer (T16) Ch.3 | 0x5480 | T16_3CLK | T16 Ch.3 Clock Control Register |
| | 0x5482 | T16_3MOD | T16 Ch.3 Mode Register |
| | 0x5484 | T16_3CTL | T16 Ch.3 Control Register |
| | 0x5486 | T16_3TR | T16 Ch.3 Reload Data Register |
| | | T16_3TC | T16 Ch.3 Counter Data Register |
| | 0x548a | T16_3INTF | T16 Ch.3 Interrupt Flag Register |
| | | T16_3INTE | T16 Ch.3 Interrupt Enable Register |
| 12-bit A/D converter (ADC12A) | 0x54a2 | ADC12_0CTL | ADC12A Ch.0 Control Register * |
| | | ADC12_0TRG | ADC12A Ch.0 Trigger/Analog Input Select Register * |
| | 0x54a6 | ADC12_0CFG | ADC12A Ch.0 Configuration Register * |
| | 0x54a8 | ADC12_0INTF | ADC12A Ch.0 Interrupt Flag Register * |
| | | ADC12_0INTE | ADC12A Ch.0 Interrupt Enable Register * |
| | | | ADC12A Ch.0 Result Register 0 * |
| | | | ADC12A Ch.0 Result Register 1 * |
| | | | ADC12A Ch.0 Result Register 2 * |
| | | | ADC12A Ch.0 Result Register 3 * |
| | | | ADC12A Ch.0 Result Register 4 * |
| | | | ADC12A Ch.0 Result Register 5 * |
| | | | ADC12A Ch.0 Result Register 6 * |
| | 0x54ba | ADC12_0AD7D | ADC12A Ch.0 Result Register 7 * |

* Available only in the S1C17M13

4.5.1 System-Protect Function

The system-protect function protects control registers and bits from writings. They cannot be rewritten unless write protection is removed by writing 0x0096 to the MSCPROT.PROT[15:0] bits. This function is provided to prevent deadlock that may occur when a system-related register is altered by a runaway CPU. See "Control Registers" in each peripheral circuit to identify the registers and bits with write protection.

Note: Once write protection is removed using the MSCPROT.PROT[15:0] bits, write enabled status is maintained until write protection is applied again. After the registers/bits required have been altered, apply write protection.

4.6 Control Registers

MISC System Protect Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| MSCPROT | 15–0 | PROT[15:0] | 0x0000 | H0 | R/W | _ |

Bits 15-0 PROT[15:0]

These bits protect the control registers related to the system against writings.

0x0096 (R/W): Disable system protection Other than 0x0096 (R/W): Enable system protection

While the system protection is enabled, any data will not be written to the affected control bits (bits with "WP" or "R/WP" appearing in the R/W column).

MISC IRAM Size Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|------|------------------|
| MSCIRAMSZ | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | (reserved) | 0 | H0 | R/WP | Always set to 0. |
| | 7–3 | _ | 0x04 | - | R | _ |
| | 2-0 | IRAMSZ[2:0] | 0x2 | H0 | R/WP | |

Bits 15-3 Reserved

Bits 2-0 IRAMSZ[2:0]

These bits set the internal RAM size that can be used.

Table 4.7.1 Internal RAM Size Selections

| MSCIRAMSZ.IRAMSZ[2:0] bits | Internal RAM size |
|----------------------------|-------------------|
| 0x7-0x3 | Reserved |
| 0x2 | 2KB |
| 0x1 | 1KB |
| 0x0 | 512B |

FLASHC Flash Read Cycle Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|------|------------------|
| FLASHCWAIT | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | (reserved) | 0 | H0 | R/WP | Always set to 0. |
| | 7–2 | - | 0x00 | - | R | _ |
| | 1–0 | RDWAIT[1:0] | 0x1 | H0 | R/WP | |

Bits 15-2 Reserved

Bits 1-0 RDWAIT[1:0]

These bits set the number of bus access cycles for reading from the Flash memory.

Table 4.7.2 Setting Number of Bus Access Cycles for Flash Read

| FLASHCWAIT.RDWAIT[1:0] bits | Number of bus Access cycles | System clock frequency |
|-----------------------------|-----------------------------|------------------------|
| 0x3 | 4 | 16.8 MHz (max.) |
| 0x2 | 3 | 16.8 MHz (max.) |
| 0x1 | 2 | 12.6 MHz (max.) |
| 0x0 | 1 | 6.3 MHz (max.) |

Note: Be sure to set the FLASHCWAIT.RDWAIT[1:0] bits before the system clock is configured.

5 Interrupt Controller (ITC)

5.1 Overview

The features of the ITC are listed below.

- Honors interrupt requests from the peripheral circuits and outputs the interrupt request, interrupt level and vector number signals to the CPU.
- The interrupt level of each interrupt source is selectable from among eight levels.
- Priorities of the simultaneously generated interrupts are established from the interrupt level.
- Handles the simultaneously generated interrupts with the same interrupt level as smaller vector number has higher priority.

Figure 5.1.1 shows the configuration of the ITC.




Figure 5.1.1 ITC Configuration

5.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the CPU to execute the handler when an interrupt occurs.

Table 5.2.1 shows the vector table.

Table 5.2.1 Vector Table

TTBR initial value = 0x8000

| Vector number/ Software interrupt number | Vector address | Hardware interrupt name | Cause of hardware interrupt | Priority |
|--|----------------|------------------------------|-------------------------------|----------|
| 0 (0x00) | TTBR + 0x00 | Reset | Low input to the #RESET pin | 1 |
| | | | Power-on reset | |
| | | | Key reset | |
| | | | Watchdog timer overflow *2 | |
| | | | Supply voltage detector reset | |
| 1 (0x01) | TTBR + 0x04 | Address misaligned interrupt | Memory access instruction | 2 |
| _ | (0xfffc00) | Debugging interrupt | brk instruction, etc. | 3 |
| 2 (0x02) | TTBR + 0x08 | NMI | Watchdog timer overflow *2 | 4 |
| 3 (0x03) | TTBR + 0x0c | Reserved for C compiler | - | - |

| Vector number/ | | | | |
|--------------------|----------------|--|---|----------|
| Software interrupt | Vector address | Hardware interrupt name | Hardware interrupt flag | Priority |
| number | | | | |
| 4 (0x04) | TTBR + 0x10 | Supply voltage detector | Low power supply voltage detection | High *1 |
| , , | | interrupt | | 1 |
| 5 (0x05) | TTBR + 0x14 | Port interrupt | Port input | i ' |
| 6 (0x06) | TTBR + 0x18 | reserved | - | |
| 7 (0x07) | TTBR + 0x1c | Clock generator interrupt | IOSC oscillation stabilization waiting completion | |
| | | | OSC3 oscillation stabilization waiting completion | |
| 8 (0x08) | TTBR + 0x20 | reserved | - | |
| 9 (0x09) | TTBR + 0x24 | 16-bit timer Ch.0 interrupt | Underflow | |
| 10 (0x0a) | TTBR + 0x28 | UART Ch.0 interrupt | End of transmission | |
| | | | Framing error | |
| | | | Parity error | |
| | | | Overrun error | |
| | | | Receive buffer two bytes full | |
| | | | Receive buffer one byte full | |
| | | | Transmit buffer empty | |
| 11 (0x0b) | TTBR + 0x2c | 16-bit timer Ch.1 interrupt | Underflow | |
| 12 (0x0c) | TTBR + 0x30 | Synchronous serial interface | End of transmission | |
| | | Ch.0 interrupt | Receive buffer full | |
| | | _ | Transmit buffer empty | |
| | | | Overrun error | |
| 13 (0x0d) | TTBR + 0x34 | I ² C Ch.0 interrupt | End of data transfer | 1 |
| | | · | General call address reception | |
| | | | NACK reception | |
| | | | STOP condition | |
| | | | START condition | |
| | | | Error detection | |
| | | | Receive buffer full | |
| | | | Transmit buffer empty | |
| 14 (0x0e) | TTBR + 0x38 | 16-bit PWM timer Ch.0 | Capture overwrite | |
| (5.1.5.5) | | interrupt | Compare/capture | |
| | | | Counter MAX | |
| | | | Counter zero | |
| 15 (0x0f) | TTBR + 0x3c | 16-bit timer Ch.2 interrupt | Underflow | |
| 16 (0x10) | TTBR + 0x40 | 16-bit timer Ch.3 interrupt | Underflow | |
| 17 (0x11) | TTBR + 0x44 | IR remote controller interrupt | | |
| ` ' | | | Compare DB | |
| 18 (0x12) | TTBR + 0x48 | 12-bit A/D converter interrupt | | 1 |
| () | | l and a second s | Analog input signal m A/D conversion result overwrite | |
| | | | error | |
| 19 (0x13) | TTBR + 0x4c | Seven-segment LED | COM0 lighting | |
| () | | controller interrupt | 3 | |
| 20 (0x14) | TTBR + 0x50 | Synchronous serial interface | End of transmission | |
| (-/// | | Ch.1 interrupt | Receive buffer full | |
| | | | Transmit buffer empty | |
| | | | Overrun error | |
| 21 (0x15) | TTBR + 0x54 | reserved | - | |
| : | : | : | : | ↓ |
| 31 (0x1f) | TTBR + 0x7c | reserved | <u>.</u> | Low *1 |
| | | | | |

^{*1} When the same interrupt level is set

5.2.1 Vector Table Base Address (TTBR)

The MSCTTBRL and MSCTTBRH registers are provided to set the base (start) address of the vector table in which interrupt vectors are programmed. "TTBR" described in Table 5.2.1 means the value set to these registers. After an initial reset, the MSCTTBRL and MSCTTBRH registers are set to address 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MSCTTBRL register are fixed at 0, so the vector table always begins from a 256-byte boundary address.

^{*2} Either reset or NMI can be selected as the watchdog timer interrupt with software.

5.3 Initialization

The following shows an example of the initial setting procedure related to interrupts:

- 1. Execute the di instruction to set the CPU into interrupt disabled state.
- 2. If the vector table start address is different from the default address, set it to the MSCTTBRL and MSCTTBRH registers after removing system protection by writing 0x0096 to the MSCPROT.PROT[15:0] bits. Then, write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits to set system protection.
- 3. Set the interrupt enable bit of the peripheral circuit to 0 (interrupt disabled).
- 4. Set the interrupt level for the peripheral circuit using the ITCLVx.ILVx[2:0] bits in the ITC.
- 5. Configure the peripheral circuit and start its operation.
- 6. Clear the interrupt factor flag of the peripheral circuit.
- 7. Set the interrupt enable bit of the peripheral circuit to 1 (interrupt enabled).
- 8. Execute the ei instruction to set the CPU into interrupt enabled state.

5.4 Maskable Interrupt Control and Operations

5.4.1 Peripheral Circuit Interrupt Control

The peripheral circuit that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause.

Interrupt flag: The flag is set to 1 when the interrupt cause occurs. The clear condition depends on the periph-

eral circuit.

Interrupt enable bit: By setting this bit to 1 (interrupt enabled), an interrupt request will be sent to the ITC when the interrupt flag is set to 1. When this bit is set to 0 (interrupt disabled), no interrupt request will

be sent to the ITC even if the interrupt flag is set to 1. An interrupt request is also sent to the

ITC if the status is changed to interrupt enabled when the interrupt flag is 1.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral circuit descriptions.

Note: To prevent occurrence of unnecessary interrupts, the corresponding interrupt flag should be cleared before setting the interrupt enable bit to 1 (interrupt enabled) and before terminating the interrupt handler routine.

5.4.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral circuit, the ITC sends an interrupt request, the interrupt level, and the vector number to the CPU. Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 5.2.1. The interrupt level is a value to configure the priority, and it can be set to between 0 (low) and 7 (high) using the ITCLVx.ILVx[2:0] bits provided for each interrupt source. The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the CPU if the level is 0.

The ITC outputs the interrupt request with the highest priority to the CPU in accordance with the following conditions if interrupt requests are input to the ITC simultaneously from two or more peripheral circuits.

- The interrupt with the highest interrupt level takes precedence.
- If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the CPU.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the CPU (before being accepted by the CPU), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral circuit is cleared via software.

Note: Before changing the interrupt level, make sure that no interrupt of which the level is changed can be generated (the interrupt enable bit of the peripheral circuit is set to 0 or the peripheral circuit is deactivated).

5.4.3 Conditions to Accept Interrupt Requests by the CPU

The CPU accepts an interrupt request sent from the ITC when all of the following conditions are met:

- The IE (Interrupt Enable) bit of the PSR has been set to 1.
- The interrupt request that has occurred has a higher interrupt level than the value set in the IL[2:0] (Interrupt Level) bits of the PSR.
- No other interrupt request having higher priority, such as NMI, has occurred.

5.5 NMI

The watchdog timer embedded in this IC can generate a non-maskable interrupt (NMI). This interrupt takes precedence over other interrupts and is unconditionally accepted by the CPU.

For detailed information on generating NMI, refer to the "Watchdog Timer" chapter.

5.6 Software Interrupts

The CPU provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0–31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0–7) to be set to the IL[2:0] bits in the PSR. The software interrupt cannot be disabled (non-maskable interrupt). The processor performs the same interrupt processing operation as that of the hardware interrupt.

5.7 Interrupt Processing by the CPU

The CPU samples interrupt requests for each cycle. On accepting an interrupt request, the CPU switches to interrupt processing immediately after execution of the current instruction has been completed.

Interrupt processing involves the following steps:

- 1. The PSR and current program counter (PC) values are saved to the stack.
- 2. The PSR IE bit is cleared to 0 (disabling subsequent maskable interrupts).
- 3. The PSR IL[2:0] bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- 4. The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, Step 2 prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since the IL[2:0] bits are changed by Step 3, only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

Note: When HALT or SLEEP mode is canceled, the CPU jumps to the interrupt handler routine after executing one instruction. To execute the interrupt handler routine immediately after HALT or SLEEP mode is canceled, place the nop instruction at just behind the halt/slp instruction.

5.8 Control Registers

MISC Vector Table Address Low Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|------|---------|
| MSCTTBRL | 15–8 | TTBR[15:8] | 0x80 | H0 | R/WP | _ |
| | 7–0 | TTBR[7:0] | 0x00 | H0 | R | |

Bits 15-0 TTBR[15:0]

These bits set the vector table base address (16 low-order bits).

MISC Vector Table Address High Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|------|---------|
| MSCTTBRH | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | TTBR[23:16] | 0x00 | H0 | R/WP | |

Bits 15-8 Reserved

Bits 7-0 TTBR[23:16]

These bits set the vector table base address (eight high-order bits).

ITC Interrupt Level Setup Register x

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|------------|---------|-------|-----|---------|
| ITCLVx | 15–11 | _ | 0x00 | _ | R | _ |
| | 10–8 | ILVy1[2:0] | 0x0 | H0 | R/W | |
| | 7–3 | _ | 0x00 | _ | R | |
| | 2–0 | ILVyo[2:0] | 0x0 | H0 | R/W | |

Bits 15-11 Reserved

Bits 7-3 Reserved

Bits 10–8 ILVy₁[2:0] $(y_1 = 2x + 1)$

Bits 2-0 ILVyo[2:0] (yo = 2x)

These bits set the interrupt level of each interrupt.

Table 5.8.1 Interrupt Level and Priority Settings

| | • | , |
|-----------------------|-----------------|----------|
| ITCLVx.ILVy[2:0] bits | Interrupt level | Priority |
| 0x7 | 7 | High |
| 0x6 | 6 | ↑ |
| | | |
| 0x1 | 1 | ↓ ↓ |
| 0x0 | 0 | Low |

The following shows the ITCLV*x* register configuration in this IC.

Table 5.8.2 List of ITCLVx Registers

| idalo didiz ziot di li dzixi li dgiatara | | | | | | |
|--|-------|-----------|---------|-------|-----|---|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| ITCLV0 | 15–11 | _ | 0x00 | _ | R | _ |
| (ITC Interrupt Level | 10–8 | ILV1[2:0] | 0x0 | H0 | R/W | Port interrupt (ILVPPORT) |
| Setup Register 0) | 7–3 | - | 0x00 | _ | R | - |
| | 2–0 | ILV0[2:0] | 0x0 | H0 | R/W | Supply voltage detector interrupt (ILVSVD3) |
| ITCLV1 | 15–11 | _ | 0x00 | _ | R | _ |
| (ITC Interrupt Level | 10–8 | ILV3[2:0] | 0x0 | H0 | R/W | Clock generator interrupt (ILVCLG) |
| Setup Register 1) | 7–0 | - | 0x00 | - | R | _ |
| ITCLV2 | 15–11 | _ | 0x00 | - | R | _ |
| (ITC Interrupt Level | 10–8 | ILV5[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.0 interrupt (ILVT16_0) |
| Setup Register 2) | 7–0 | _ | 0x00 | _ | R | - |

5 INTERRUPT CONTROLLER (ITC)

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---|-------|------------|---------|-------|-----|---|
| ITCLV3 | 15–11 | _ | 0x00 | - | R | - |
| (ITC Interrupt Level | 10–8 | ILV7[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.1 interrupt (ILVT16_1) |
| Setup Register 3) | 7–3 | _ | 0x00 | - | R | - |
| | 2–0 | ILV6[2:0] | 0x0 | H0 | R/W | UART Ch.0 interrupt (ILVUART3_0) |
| ITCLV4 | 15–11 | _ | 0x00 | - | R | - |
| (ITC Interrupt Level | 10–8 | ILV9[2:0] | 0x0 | H0 | R/W | I ² C Ch.0 interrupt (ILVI2C_0) |
| Setup Register 4) | 7–3 | _ | 0x00 | _ | R | _ |
| | 2–0 | ILV8[2:0] | 0x0 | H0 | R/W | Synchronous serial interface Ch.0 interrupt (ILVSPIA_0) |
| ITCLV5 | 15–11 | _ | 0x00 | - | R | - |
| (ITC Interrupt Level | 10–8 | ILV11[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.2 interrupt (ILVT16_2) |
| Setup Register 5) | 7–3 | - | 0x00 | - | R | - |
| | 2–0 | ILV10[2:0] | 0x0 | H0 | R/W | 16-bit PWM timer Ch.0 interrupt (ILVT16B_0) |
| ITCLV6 | 15–11 | _ | 0x00 | - | R | - |
| (ITC Interrupt Level Setup Register 6) | 10–8 | ILV13[2:0] | 0x0 | H0 | R/W | IR remote controller interrupt (ILVREMC2_0) |
| | 7–3 | - | 0x00 | - | R | - |
| | 2–0 | ILV12[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.3 interrupt (ILVT16_3) |
| ITCLV7 | 15–11 | _ | 0x00 | _ | R | - |
| (ITC Interrupt Level Setup Register 7) | 10–8 | ILV15[2:0] | 0x0 | H0 | R/W | Seven-segment LED controller interrupt (ILVLEDC) |
| | 7–3 | _ | 0x00 | _ | R | _ |
| | 2–0 | ILV14[2:0] | 0x0 | H0 | R/W | 12-bit A/D converter interrupt (ILVADC12_0) |
| ITCLV8 | 15–8 | _ | 0x00 | _ | R | - |
| (ITC Interrupt Level | 7–3 | _ | 0x00 | - | R | - |
| Setup Register 8) | 2–0 | ILV16[2:0] | 0x0 | H0 | R/W | Synchronous serial interface Ch.1 interrupt (ILVSPIA_1) |

6 I/O Ports (PPORT)

6.1 Overview

PPORT controls the I/O ports. The main features are outlined below.

- Allows port-by-port function configurations.
 - Each port can be configured with or without a pull-up or pull-down resistor.
 - Each port can be configured with or without a chattering filter.
 - Allows selection of the function (general-purpose I/O port (GPIO) function, up to four peripheral I/O functions) to be assigned to each port.
- · Includes ports with high-/low-level high-current drive output that can directly drive seven-segment LEDs.
- Ports, except for those shared with debug pins, are initially placed into Hi-Z state. (No current passes through the pin during this Hi-Z state.)

Note: 'x', which is used in the port names Pxy, register names, and bit names, refers to a port group ($x = 0, 1, 2, \dots, d$) and 'y' refers to a port number ($y = 0, 1, 2, \dots, 7$).

Figure 6.1.1 shows the configuration of PPORT.

Table 6.1.1 Port Configuration of S1C17M12/M13

| | • | | | | |
|---|---|----------|--|--|--|
| Item | S1C17M12 | S1C17M13 | | | |
| Port groups included | P0[7:0], P1[7:0], P2[4:0], P4[7:0], P5[4:0], Pd[4:0] | | | | |
| Ports with general-purpose I/O function (GPIO) | P0[7:0], P1[7:0], P2[4:0], P4[7:0], P5[4:0], Pd[4:0] (Pd2: output only) | | | | |
| Ports with interrupt function | P0[7:0], P1[7:0], P2[4:0], P4[7:0], P5[4:0] | | | | |
| Ports with low-level high-current drive output | P4[7:0] | | | | |
| Ports with high-level high-current drive output | P5[| 4:0] | | | |
| Ports for debug function | Pd[| 2:0] | | | |
| Key-entry reset function | Supported (P0[3:0]) | | | | |




Figure 6.1.1 PPORT Configuration

6.2 I/O Cell Structure and Functions

Figure 6.2.1 shows the I/O cell Configuration.




Figure 6.2.1 I/O Cell Configuration

Refer to "Pin Descriptions" in the "Overview" chapter for the cell type, either the over voltage tolerant fail-safe type I/O cell or the standard I/O cell, included in each port.

6.2.1 Schmitt Input

The input functions are all configured with the Schmitt interface level. When a port is set to input disable status (PxIOEN.PxIENy bit = 0), unnecessary current is not consumed if the Pxy pin is placed into floating status.

6.2.2 Over Voltage Tolerant Fail-Safe Type I/O Cell

The over voltage tolerant fail-safe type I/O cell allows interfacing without passing unnecessary current even if a voltage exceeding VDD is applied to the port. Also unnecessary current is not consumed when the port is externally biased without supplying VDD. However, be sure to avoid applying a voltage exceeding the recommended maximum operating power supply voltage to the port.

6.2.3 Pull-Up/Pull-Down

The GPIO port has a pull-up/pull-down function. Either pull-up or pull-down may be selected for each port individually. This function may also be disabled for the port that does not require pulling up/down.

When the port level is switched from low to high through the pull-up resistor included in the I/O cell or from high to low through the pull-down resistor, a delay will occur in the waveform rising/falling edge depending on the time constant by the pull-up/pull-down resistance and the pin load capacitance. The rising/falling time is commonly determined by the following equation:

$$\begin{split} \text{tpr} &= -\text{Rinu} \times (\text{Cin} + \text{Cboard}) \times \ln(1 - \text{Vt+/Vdd}) \\ \text{tpf} &= -\text{Rind} \times (\text{Cin} + \text{Cboard}) \times \ln(1 - \text{Vt-/Vdd}) \\ \text{Where} \\ \text{tpr:} \quad \text{Rising time (port level = low} \rightarrow \text{high) [second]} \\ \text{tpf:} \quad \text{Falling time (port level = high} \rightarrow \text{low) [second]} \\ \text{Vt+:} \quad \text{High level Schmitt input threshold voltage [V]} \end{split}$$

Low level Schmitt input threshold voltage [V] RINU/RIND: Pull-up/pull-down resistance $[\Omega]$

CIN: Pin capacitance [F]

CBOARD: Parasitic capacitance on the board [F]

VT-:

6.2.4 CMOS Output and High Impedance State

The I/O cells except for analog output can output signals in the V_{DD} and Vss levels. Also the GPIO ports may be put into high-impedance (Hi-Z) state.

6.2.5 High-/Low-level High-Current Drive Outputs

The ports with this type of output cell can directly drive an LED. For the drive capability, refer to "Input/Output Port (PPORT) Characteristics" in the "Electrical Characteristics" chapter.

6.3 Clock Settings

6.3.1 PPORT Operating Clock

When using the chattering filter for entering external signals to PPORT, the PPORT operating clock CLK_PPORT must be supplied to PPORT from the clock generator.

The CLK_PPORT supply should be controlled as in the procedure shown below.

- Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 3. Set the following PCLK register bits:
 - PCLK.CLKSRC[1:0] bits (Clock source selection)
 - PCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Settings in Step 3 determine the input sampling time of the chattering filter.

6.3.2 Clock Supply in SLEEP Mode

When using the chattering filter function during SLEEP mode, the PPORT operating clock CLK_PPORT must be configured so that it will keep suppling by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_PPORT clock source.

If the CLGOSC.xxxxSLPC bit for the CLK_PPORT clock source is 1, the CLK_PPORT clock source is deactivated during SLEEP mode and it disables the chattering filter function regardless of the PxCHATEN.PxCHATENy bit setting (chattering filter enabled/disabled).

6.3.3 Clock Supply in DEBUG Mode

The CLK_PPORT supply during DEBUG mode should be controlled using the PCLK.DBRUN bit.

The CLK_PPORT supply to PPORT is suspended when the CPU enters DEBUG mode if the PCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_PPORT supply resumes. The PPORT chattering filter stops operating when the CLK_PPORT supply is suspended. If the chattering filter is enabled in PPORT, the input port function is also deactivated. However, the control registers can be altered. If the PCLK.DBRUN bit = 1, the CLK_PPORT supply is not suspended and the chattering filter will keep operating in DEBUG mode.

6.4 Operations

6.4.1 Initialization

After a reset, the ports except for the debugging function are configured as shown below.

Port input: Disabled
Port output: Disabled
Pull-up: Off
Pull-down: Off

Port pins: High impedance statePort function: Configured to GPIO

This status continues until the ports are configured via software. The debugging function ports are configured for debug signal input/output.

Initial settings when using a port for a peripheral I/O function

When using the Pxy port for a peripheral I/O function, perform the following software initial settings:

- 1. Set the following PxIOEN register bits:
 - Set the PxIOEN.PxIENy bit to 0. (Disable input)
 Set the PxIOEN.PxOENy bit to 0. (Disable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Disable peripheral I/O function)
- 3. Initialize the peripheral circuit that uses the pin.
- 4. Set the PxFNCSEL.PxyMUX[1:0] bits. (Select peripheral I/O function)
- 5. Set the PxMODSEL.PxSELy bit to 1. (Enable peripheral I/O function)

For the list of the peripheral I/O functions that can be assigned to each port of this IC, refer to "Control Register and Port Function Configuration of this IC." For the specific information on the peripheral I/O functions, refer to the respective peripheral circuit chapter.

Initial settings when using a port as a general-purpose output port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose output pin, perform the following software initial settings:

- 1. Set the PxIOEN.PxOENy bit to 1. (Enable output)
- 2. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)

Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)

When using the Pxy port pin as a general-purpose input pin, perform the following software initial settings:

- 1. Write 0 to the PxINTCTL.PxIEy bit. * (Disable interrupt)
- 2. When using the chattering filter, configure the PPORT operating clock (see "PPORT Operating Clock") and set the PxCHATEN.PxCHATENy bit to 1. *

When the chattering filter is not used, set the PxCHATEN.PxCHATENy bit to 0 (supply of the PPORT operating clock is not required).

- 3. Configure the following PxRCTL register bits when pulling up/down the port using the internal pull-up or down resistor:
 - PxRCTL.PxPDPUy bit (Select pull-up or pull-down resistor)
 - Set the PxRCTL.PxRENy bit to 1. (Enable pull-up/down)

Set the PxRCTL.PxRENy bit to 0 if the internal pull-up/down resistors are not used.

4. Set the PxMODSEL.PxSELy bit to 0. (Enable GPIO function)

5. Configure the following bits when using the port input interrupt: *

- Write 1 to the PxINTF.PxIFy bit. (Clear interrupt flag)

- PxINTCTL.PxEDGEy bit (Select interrupt edge (input rising edge/falling edge))

- Set the PxINTCTL.PxIEy bit to 1. (Enable interrupt)

6. Set the following PxIOEN register bits:

Set the PxIOEN.PxOENy bit to 0. (Disable output)
 Set the PxIOEN.PxIENy bit to 1. (Enable input)

* Steps 1 and 5 are required for the ports with an interrupt function. Step 2 is required for the ports with a chattering filter function.

Table 6.4.1.1 lists the port status according to the combination of data input/output control and pull-up/down control.

| PxIOEN. PxIENy bit | PxIOEN. PxOENy bit | PxRCTL. PxRENy bit | PxRCTL. PxPDPUy bit | Input | Output | Pull-up/pull-down condition |
|-----------------------|-----------------------|--------------------|---------------------|----------|----------|-----------------------------|
| 0 | 0 | 0 | × | Disa | bled | Off (Hi-Z) *1 |
| 0 | 0 | 1 | 0 | Disa | bled | Pulled down |
| 0 | 0 | 1 | 1 | Disa | bled | Pulled up |
| 1 | 0 | 0 | × | Enabled | Disabled | Off (Hi-Z) *2 |
| 1 | 0 | 1 | 0 | Enabled | Disabled | Pulled down |
| 1 | 0 | 1 | 1 | Enabled | Disabled | Pulled up |
| 0 | 1 | 0 | × | Disabled | Enabled | Off |
| 0 | 1 | 1 | 0 | Disabled | Enabled | Off |
| 0 | 1 | 1 | 1 | Disabled | Enabled | Off |
| 1 | 1 | 1 | 0 | Enabled | Enabled | Off |
| 1 | 1 | 1 | 1 | Enabled | Enabled | Off |

Table 6.4.1.1 GPIO Port Control List

Note: If the PxMODSEL.PxSELy bit for the port without a GPIO function is set to 0, the port goes into initial status (refer to "Initial Settings"). The GPIO control bits are configured to a read-only bit always read out as 0.

6.4.2 Port Input/Output Control

Peripheral I/O function control

The port for which a peripheral I/O function is selected is controlled by the peripheral circuit. For more information, refer to the respective peripheral circuit chapter.

Setting output data to a GPIO port

Write data (1 = high output, 0 = low output) to be output from the Pxy pin to the PxDAT.PxOUTy bit.

Reading input data from a GPIO port

The data (1 = high input, 0 = low input) input from the Pxy pin can be read out from the PxDAT.PxINy bit.

Note: The PxDAT.PxINy bit retains the input port status at 1 clock before being read from the CPU.

Chattering filter function

Some ports have a chattering filter function and it can be controlled in each port. This function is enabled by setting the PxCHATEN.PxCHATENy bit to 1. The input sampling time to remove chattering is determined by the CLK_PPORT frequency configured using the PCLK register in common to all ports. The chattering filter removes pulses with a shorter width than the input sampling time.

Input sampling time =
$$\frac{2 \text{ to } 3}{\text{CLK PPORT frequency [Hz]}}$$
 [second] (Eq.6.2)

^{*1:} Initial status. Current does not flow if the pin is placed into floating status.

^{*2:} Use of the pull-up or pull-down function is recommended, as undesired current will flow if the port input is set to floating status.

Make sure the Pxy port interrupt is disabled before altering the PCLK register and PxCHATEN.PxCHATENy bit settings. A Pxy port interrupt may erroneously occur if these settings are altered in an interrupt enabled status. Furthermore, enable the interrupt after a lapse of four or more CLK_PPORT cycles from enabling the chattering filter function.

If the clock generator is configured so that it will supply CLK_PPORT to PPORT in SLEEP mode, the chattering filter of the port will function even in SLEEP mode. If CLK_PPORT is configured to stop in SLEEP mode, PPORT inactivates the chattering filter during SLEEP mode to input pin status transitions directly to itself.

Key-entry reset function

This function issues a reset request when low-level pulses are input to all the specified ports simultaneously. Make the following settings when using this function:

- 1. Configure the ports to be used for key-entry reset as general-purpose input ports (refer to "Initial settings when using a port as a general-purpose input port (only for the ports with GPIO function)").
- 2. Configure the input pin combination for key-entry reset using the PCLK.KRSTCFG[1:0] bits.

Note: When enabling the key-entry reset function, be sure to configure the port pins to be used for it as general-purpose input pins before setting the PCLK.KRSTCFG[1:0] bits.

PPORT issues a reset request immediately after all the input pins specified by the PCLK.KRSTCFG[1:0] are set to a low level if the chattering filter function is disabled (initial status). To issue a reset request only when low-level signals longer than the time configured are input, enable the chattering filter function for all the ports used for key-entry reset.

The pins configured for key-entry reset can also be used as general-purpose input pins.

6.5 Interrupts

When the GPIO function is selected for the port with an interrupt function, the port input interrupt function can be used.

| Interrupt | Interrupt flag | Set condition | Clear condition |
|----------------------|----------------|---|-----------------------|
| Port input interrupt | PxINTF.PxIFy | Rising or falling edge of the input signal | Writing 1 |
| | PINTFGRP.PxINT | Setting an interrupt flag in the port group | Clearing PxINTF.PxIFy |

Table 6.5.1 Port Input Interrupt Function

Interrupt edge selection

Port input interrupts will occur at the falling edge of the input signal when setting the PxINTCTL.PxEDGEy bit to 1, or the rising edge when setting to 0.

Interrupt enable

PPORT provides interrupt enable bits (PxINTCTL.PxIEy bit) corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

Interrupt check in port group unit

When interrupts are enabled in two or more port groups, check the PINTFGRP.PxINT bit in the interrupt handler first. It helps minimize the handler codes for finding the port that has generated an interrupt. If this bit is set to 1, an interrupt has occurred in the port group. Next, check the PxINTF.PxIFy bit set to 1 in the port group to determine the port that has generated an interrupt. Clearing the PxINTF.PxIFy bit also clears the PINTFGRP. PxINT bit. If the port is set to interrupt disabled status by the PxINTCTL.PxIEy bit, the PINTFGRP.PxINT bit will not be set even if the PxINTF.PxIFy bit is set to 1.

6.6 Control Registers

This section describes the same control registers of all port groups as a single register. For the register and bit configurations in each port group and their initial values, refer to "Control Register and Port Function Configuration of this IC."

Px Port Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| PxDAT | 15–8 | PxOUT[7:0] | 0x00 | H0 | R/W | - |
| | 7–0 | PxIN[7:0] | 0x00 | H0 | R | |

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxOUT[7:0]

These bits are used to set data to be output from the GPIO port pins.

1 (R/W): Output high level from the port pin 0 (R/W): Output low level from the port pin

When output is enabled (PxIOEN.PxOENy bit = 1), the port pin outputs the data set here. Although data can be written when output is disabled (PxIOEN.PxOENy bit = 0), it does not affect the pin status. These bits do not affect the outputs when the port is used as a peripheral I/O function.

Bits 7–0 PxIN[7:0]

The GPIO port pin status can be read out from these bits.

1 (R): Port pin = High level 0 (R): Port pin = Low level

The port pin status can be read out when input is enabled (PxIOEN.PxIENy bit = 1). When input is disabled (PxIOEN.PxIENy bit = 0), these bits are always read as 0.

When the port is used for a peripheral I/O function, the input value cannot be read out from these bits.

Px Port Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| PxIOEN | 15–8 | PxIEN[7:0] | 0x00 | H0 | R/W | _ |
| | 7–0 | PxOEN[7:0] | 0x00 | H0 | R/W | |

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxIEN[7:0]

These bits enable/disable the GPIO port input. 1 (R/W): Enable (The port pin status is input.) 0 (R/W): Disable (Input data is fixed at 0.)

When both data output and data input are enabled, the pin output status controlled by this IC can be read. These bits do not affect the input control when the port is used as a peripheral I/O function.

Bits 7-0 PxOEN[7:0]

These bits enable/disable the GPIO port output. 1 (R/W): Enable (Data is output from the port pin.) 0 (R/W): Disable (The port is placed into Hi-Z.)

These bits do not affect the output control when the port is used as a peripheral I/O function.

Px Port Pull-up/down Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| PxRCTL | 15–8 | PxPDPU[7:0] | 0x00 | H0 | R/W | _ |
| | 7–0 | PxREN[7:0] | 0x00 | H0 | R/W | |

^{*1:} This register is effective when the GPIO function is selected.

^{*2:} The bit configuration differs depending on the port group.

^{*3:} The initial value may be changed by the port.

^{*2:} The bit configuration differs depending on the port group.

^{*2:} The bit configuration differs depending on the port group.

Bits 15-8 PxPDPU[7:0]

These bits select either the pull-up resistor or the pull-down resistor when using a resistor built into the port.

1 (R/W): Pull-up resistor 0 (R/W): Pull-down resistor

The selected pull-up/down resistor is enabled when the PxRCTL.PxRENy bit = 1.

Bits 7-0 PxREN[7:0]

These bits enable/disable the port pull-up/down control.

1 (R/W): Enable (The built-in pull-up/down resistor is used.) 0 (R/W): Disable (No pull-up/down control is performed.)

Enabling this function pulls up or down the port when output is disabled (PxIOEN.PxOENy bit = 0). When output is enabled (PxIOEN.PxOENy bit = 1), the PxRCTL.PxRENy bit setting is ineffective regardless of how the PxIOEN.PxIENy bit is set and the port is not pulled up/down.

These bits do not affect the pull-up/down control when the port is used as a peripheral I/O function.

Px Port Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-----------|---------|-------|-----|-----------------------|
| PxINTF | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | PxIF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 Reserved

Bits 7-0 PxIF[7:0]

These bits indicate the port input interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

Px Port Interrupt Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| PxINTCTL | 15–8 | PxEDGE[7:0] | 0x00 | H0 | R/W | _ |
| | 7–0 | PxIE[7:0] | 0x00 | H0 | R/W | |

^{*1:} This register is effective when the GPIO function is selected.

Bits 15-8 PxEDGE[7:0]

These bits select the input signal edge to generate a port input interrupt.

1 (R/W): An interrupt will occur at a falling edge.

0 (R/W): An interrupt will occur at a rising edge.

Bits 7–0 PxIE[7:0]

These bits enable port input interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Note: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

Px Port Chattering Filter Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|---------------|---------|-------|-----|---------|
| PxCHATEN | 15–8 | _ | 0x00 | - | R | _ |
| | 7–0 | PxCHATEN[7:0] | 0x00 | H0 | R/W | |

^{*1:} The bit configuration differs depending on the port group.

^{*2:} The bit configuration differs depending on the port group.

^{*2:} The bit configuration differs depending on the port group.

Bits 15-8 Reserved

Bits 7-0 PxCHATEN[7:0]

These bits enable/disable the chattering filter function.

1 (R/W): Enable (The chattering filter is used.)
0 (R/W): Disable (The chattering filter is bypassed.)

Px Port Mode Select Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| PxMODSEL | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | PxSEL[7:0] | 0x00 | H0 | R/W | |

^{*1:} The bit configuration differs depending on the port group.

Bits 15-8 Reserved

Bits 7-0 PxSEL[7:0]

These bits select whether each port is used for the GPIO function or a peripheral I/O function.

1 (R/W): Use peripheral I/O function

0 (R/W): Use GPIO function

Px Port Function Select Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-------------|---------|-------|-----|---------|
| PxFNCSEL | 15–14 | Px7MUX[1:0] | 0x0 | H0 | R/W | _ |
| | 13–12 | Px6MUX[1:0] | 0x0 | H0 | R/W | |
| | 11–10 | Px5MUX[1:0] | 0x0 | H0 | R/W | |
| | 9–8 | Px4MUX[1:0] | 0x0 | H0 | R/W | |
| | 7–6 | Px3MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | Px2MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | Px1MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | Px0MUX[1:0] | 0x0 | H0 | R/W | |

^{*1:} The bit configuration differs depending on the port group.

:

Bits 15-14 Px7MUX[1:0]

Bits 1-0 Px0MUX[1:0]

:

These bits select the peripheral I/O function to be assigned to each port pin.

Table 6.6.1 Selecting Peripheral I/O Function

| PxFNCSEL.PxyMUX[1:0] bits | Peripheral I/O function |
|---------------------------|-------------------------|
| 0x3 | Function 3 |
| 0x2 | Function 2 |
| 0x1 | Function 1 |
| 0x0 | Function 0 |

This selection takes effect when the PxMODSEL.PxSELy bit = 1.

P Port Clock Control Register

| | i ori oroni oomiorriogram | | | | | | | |
|---------------|---------------------------|--------------|---------|-------|------|--|--|--|
| Register name | Bit | Bit name | Initial | Reset | R/W | | | |
| PCLK | 15–9 | - | 0x00 | _ | R | | | |
| | 8 | DBRUN | 0 | H0 | R/WP | | | |
| | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/WP | | | |
| | 3–2 | KRSTCFG[1:0] | 0x0 | H0 | R/WP | | | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | | | |

Bits 15-9 Reserved

^{*2:} The initial value may be changed by the port.

^{*2:} The initial value may be changed by the port.

6 I/O PORTS (PPORT)

Bit 8 **DBRUN**

This bit sets whether the PPORT operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode

0 (R/WP): No clock supplied in DEBUG mode

Bits 7-4 CLKDIV[3:0]

These bits select the division ratio of the PPORT operating clock (chattering filter clock).

Bits 3-2 KRSTCFG[1:0]

These bits configure the key-entry reset function.

Table 6.6.2 Key-Entry Reset Function Settings

| PCLK.KRSTCFG[1:0] bits | key-entry reset | | | | |
|------------------------|-------------------------------------|--|--|--|--|
| 0x3 | Reset when P0[3:0] inputs = all low | | | | |
| 0x2 | Reset when P0[2:0] inputs = all low | | | | |
| 0x1 | Reset when P0[1:0] inputs = all low | | | | |
| 0x0 | Disable | | | | |

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of PPORT (chattering filter).

The PPORT operating clock should be configured by selecting the clock source using the PCLK. CLKSRC[1:0] bits and the clock division ratio using the PCLK.CLKDIV[3:0] bits as shown in Table 6.6.3. These settings determine the input sampling time of the chattering filter.

Table 6.6.3 Clock Source and Division Ratio Settings

| | | PCLK.CLKS | RC[1:0] bits | |
|-----------------------|------|-----------|--------------|-------|
| PCLK.CLKDIV[3:0] bits | 0x0 | 0x1 | 0x2 | 0x3 |
| | IOSC | OSC1 | OSC3 | EXOSC |
| 0xf | | 1/32,768 | | 1/1 |
| 0xe | | 1/16,384 | | |
| 0xd | | 1/8,192 | | |
| 0xc | | 1/4,096 | | |
| 0xb | | 1/2,048 | | |
| 0xa | | 1/1,024 | | |
| 0x9 | | 1/512 | | |
| 0x8 | | 1/256 | | |
| 0x7 | | 1/128 | | |
| 0x6 | | 1/64 | | |
| 0x5 | | 1/32 | | |
| 0x4 | | 1/16 | | |
| 0x3 | | | | |
| 0x2 | | | | |
| 0x1 | | 1/2 | | |
| 0x0 | | 1/1 | | |

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

P Port Interrupt Flag Group Register

| | T | | | T _ | | |
|---------------|-------|----------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| PINTFGRP | 15–13 | _ | 0x0 | _ | R | _ |
| | 12 | PcINT | 0 | H0 | R | |
| | 11 | PbINT | 0 | H0 | R | |
| | 10 | PaINT | 0 | H0 | R | |
| | 9 | P9INT | 0 | H0 | R | |
| | 8 | P8INT | 0 | H0 | R | |
| | 7 | P7INT | 0 | H0 | R | |
| | 6 | P6INT | 0 | H0 | R | |
| | 5 | P5INT | 0 | H0 | R | |
| | 4 | P4INT | 0 | H0 | R | |
| | 3 | P3INT | 0 | H0 | R | |
| | 2 | P2INT | 0 | H0 | R | |
| | 1 | P1INT | 0 | H0 | R | |
| | 0 | POINT | 0 | H0 | R | |

^{*1:} Only the bits corresponding to the port groups that support interrupts are provided.

Bits 15-13 Reserved

Bits 12-0 PxINT

These bits indicate that Px port group includes a port that has generated an interrupt.

1 (R): A port generated an interrupt 0 (R): No port generated an interrupt

The PINTFGRP.PxINT bit is cleared when the interrupt flag for the port that has generated an interrupt is cleared.

6.7 Control Register and Port Function Configuration of this IC

This section shows the PPORT control register/bit configuration in this IC and the list of peripheral I/O functions selectable for each port.

6.7.1 P0 Port Group

The P0 port group supports the GPIO and interrupt functions.

Table 6.7.1.1 Control Registers for P0 Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|--|-------|---------------|---------|-------|-----|-----------------------|
| P0DAT | 15–8 | P0OUT[7:0] | 0x00 | H0 | R/W | _ |
| (P0 Port Data Register) | 7–0 | P0IN[7:0] | 0x00 | H0 | R | |
| POIOEN (P0 Port Enable | 15–8 | P0IEN[7:0] | 0x00 | H0 | R/W | - |
| Register) | 7–0 | P00EN[7:0] | 0x00 | H0 | R/W | |
| PORCTL (P0 Port Pull-up/ down Control Regis- ter) | 15–8 | P0PDPU[7:0] | 0x00 | H0 | R/W | - |
| | 7–0 | P0REN[7:0] | 0x00 | H0 | R/W | |
| POINTF | 15–8 | _ | 0x00 | _ | R | - |
| (P0 Port Interrupt Flag Register) | 7–0 | P0IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| POINTCTL | 15–8 | P0EDGE[7:0] | 0x00 | H0 | R/W | _ |
| (P0 Port Interrupt Control Register) | 7–0 | P0IE[7:0] | 0x00 | H0 | R/W | |
| POCHATEN (P0 Port Chattering | 15–8 | _ | 0x00 | - | R | _ |
| Filter Enable Register) | 7–0 | POCHATEN[7:0] | 0x00 | H0 | R/W | |
| POMODSEL | 15–8 | _ | 0x00 | - | R | - |
| (P0 Port Mode Select Register) | 7–0 | P0SEL[7:0] | 0x00 | H0 | R/W | |
| P0FNCSEL | 15–14 | P07MUX[1:0] | 0x0 | H0 | R/W | _ |
| (P0 Port Function | 13–12 | P06MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 11–10 | P05MUX[1:0] | 0x0 | H0 | R/W | |
| | | P04MUX[1:0] | 0x0 | H0 | R/W | |
| | 7–6 | P03MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | P02MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | P01MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | P00MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.1.2 P0 Port Group Function Assignment

| | P0SELy = 0 | P0SELy = 1 | | | | | | | | | | |
|-----------|------------|------------------------------|-----|------------------------------|-----|------------|--------------------|------------------------------|-----|--|--|--|
| Port name | GPIO | P0yMUX = 0x0 (Function 0) | | P0yMUX = 0x1 (Function 1) | | | X = 0x2 tion 2) | P0yMUX = 0x3 (Function 3) | | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | | |
| P00 | P00 | - | - | UPMUX | *1 | ADC12A | ADIN7 *2 | - | - | | | |
| P01 | P01 | - | - | UPMUX | *1 | ADC12A | ADIN6 *2 | - | - | | | |
| P02 | P02 | - | - | UPMUX | *1 | ADC12A | ADIN5 *2 | - | _ | | | |
| P03 | P03 | - | - | UPMUX | *1 | ADC12A | ADIN4 *2 | - | - | | | |
| P04 | P04 | - | - | UPMUX | *1 | ADC12A | ADIN3 *2 | - | - | | | |
| P05 | P05 | - | - | UPMUX | *1 | ADC12A | ADIN2 *2 | - | - | | | |
| P06 | P06 | - | - | UPMUX | *1 | ADC12A | ADIN1 *2 | - | _ | | | |
| P07 | P07 | - | _ | UPMUX | *1 | ADC12A | ADIN0 *2 | _ | - | | | |

^{*1:} Refer to the "Universal Port Multiplexer" chapter.

^{*2:} Available only in the S1C17M13.

6.7.2 P1 Port Group

The P1 port group support the GPIO and interrupt functions.

Table 6.7.2.1 Control Registers for P1 Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|--|-------|---------------|---------|-------|-----|-----------------------|
| P1DAT | 15–8 | P1OUT[7:0] | 0x00 | H0 | R/W | _ |
| (P1 Port Data Register) | 7–0 | P1IN[7:0] | 0x00 | H0 | R | |
| P1IOEN | 15–8 | P1IEN[7:0] | 0x00 | H0 | R/W | _ |
| (P1 Port Enable Register) | 7–0 | P10EN[7:0] | 0x00 | H0 | R/W | |
| P1RCTL | | P1PDPU[7:0] | 0x00 | H0 | R/W | - |
| (P1 Port Pull-up/down Control Register) | 7–0 | P1REN[7:0] | 0x00 | H0 | R/W | |
| P1INTF | 15–8 | _ | 0x00 | _ | R | _ |
| (P1 Port Interrupt Flag Register) | 7–0 | P1IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| P1INTCTL | 15–8 | P1EDGE[7:0] | 0x00 | H0 | R/W | - |
| (P1 Port Interrupt Control Register) | 7–0 | P1IE[7:0] | 0x00 | H0 | R/W | |
| P1CHATEN (P1 Port Chattering | 15–8 | _ | 0x00 | _ | R | _ |
| Filter Enable Register) | 7–0 | P1CHATEN[7:0] | 0x00 | H0 | R/W | |
| P1MODSEL | 15–8 | _ | 0x00 | - | R | - |
| (P1 Port Mode Select Register) | 7–0 | P1SEL[7:0] | 0x00 | H0 | R/W | |
| P1FNCSEL | 15–14 | P17MUX[1:0] | 0x0 | H0 | R/W | _ |
| (P1 Port Function | | P16MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 11–10 | P15MUX[1:0] | 0x0 | H0 | R/W | |
| | 9–8 | P14MUX[1:0] | 0x0 | H0 | R/W | |
| | 7–6 | P13MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | P12MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | P11MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | P10MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.2.2 P1 Port Group Function Assignment

| | P1SELy = 0 | P1SELy = 1 | | | | | | | | | | |
|----------------|------------|------------|----------------------|------------------------------|-----|------------|--------------------|------------------------------|-----|--|--|--|
| Port name GPIO | | - | JX = 0x0 ction 0) | P1yMUX = 0x1 (Function 1) | | | X = 0x2 tion 2) | P1yMUX = 0x3 (Function 3) | | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | | |
| P10 | P10 | - | - | UPMUX | *1 | ADC12A | VREFA0 *2 | - | - | | | |
| P11 | P11 | - | - | UPMUX | *1 | SVD3 | EXSVD0 | - | - | | | |
| P12 | P12 | - | - | UPMUX | *1 | SVD3 | EXSVD1 | - | - | | | |
| P13 | P13 | CLG | EXOSC | UPMUX | *1 | - | - | _ | - | | | |
| P14 | P14 | T16B | EXCL00 | UPMUX | *1 | - | - | _ | - | | | |
| P15 | P15 | T16B | EXCL01 | UPMUX | *1 | - | - | - | - | | | |
| P16 | P16 | CLG | FOUT | UPMUX | *1 | - | - | - | _ | | | |
| P17 | P17 | ADC12A | #ADTRG0 *2 | UPMUX | *1 | - | - | _ | - | | | |

^{*1:} Refer to the "Universal Port Multiplexer" chapter.

^{*2:} Available only in the S1C17M13.

6.7.3 P2 Port Group

The P2 port group consists of five ports P20–P24 and they support the GPIO and interrupt functions.

Table 6.7.3.1 Control Registers for P2 Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|-------------------------|-------|---------------|---------|-------|-----|-----------------------|
| P2DAT | 15–13 | _ | 0x0 | - | R | _ |
| (P2 Port Data | 12–8 | P2OUT[4:0] | 0x00 | H0 | R/W | |
| Register) | 7–5 | _ | 0x0 | _ | R | |
| | 4–0 | P2IN[4:0] | 0x00 | H0 | R | |
| P2IOEN | 15–13 | _ | 0x0 | _ | R | _ |
| (P2 Port Enable | 12-8 | P2IEN[4:0] | 0x00 | H0 | R/W | |
| Register) | 7–5 | _ | 0x0 | - | R | |
| | 4–0 | P2OEN[4:0] | 0x00 | H0 | R/W | |
| P2RCTL | 15–13 | | 0x0 | _ | R | _ |
| (P2 Port Pull-up/down | 12–8 | P2PDPU[4:0] | 0x00 | H0 | R/W | |
| Control Register) | 7–5 | _ | 0x0 | _ | R | |
| | 4–0 | P2REN[4:0] | 0x00 | H0 | R/W | |
| P2INTF | 15–8 | | 0x00 | - | R | _ |
| (P2 Port Interrupt | 7–5 | _ | 0x0 | - | R | |
| Flag Register) | 4–0 | P2IF[4:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| P2INTCTL | 15–13 | | 0x0 | _ | R | _ |
| (P2 Port Interrupt | 12-8 | P2EDGE[4:0] | 0x00 | H0 | R/W | |
| Control Register) | 7–5 | _ | 0x0 | _ | R | |
| | 4–0 | P2IE[4:0] | 0x00 | H0 | R/W | |
| P2CHATEN | 15–8 | _ | 0x00 | _ | R | _ |
| (P2 Port Chattering | 7–5 | - | 0x0 | - | R | |
| Filter Enable Register) | 4–0 | P2CHATEN[4:0] | 0x00 | H0 | R/W | |
| P2MODSEL | 15–8 | _ | 0x00 | _ | R | _ |
| (P2 Port Mode Select | 7–5 | - | 0x0 | - | R | |
| Register) | 4–0 | P2SEL[4:0] | 0x00 | H0 | R/W | |
| P2FNCSEL | 15–10 | _ | 0x00 | _ | R | _ |
| (P2 Port Function | 9–8 | P24MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 7–6 | P23MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | P22MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | P21MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | P20MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.3.2 P2 Port Group Function Assignment

| | P2SELy = 0 | P2SEL <i>y</i> = 1 | | | | | | | | | | |
|-----------|------------|--------------------|------------------------------|------------|------------------------------|------------|------------------------------|------------|------------------------------|--|--|--|
| Port name | | | P2yMUX = 0x0 (Function 0) | | P2yMUX = 0x1 (Function 1) | | P2yMUX = 0x2 (Function 2) | | P2yMUX = 0x3 (Function 3) | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | | |
| P20 | P20 | - | - | UPMUX | *1 | - | - | - | - | | | |
| P21 | P21 | _ | - | UPMUX | *1 | - | _ | - | - | | | |
| P22 | P22 | _ | _ | UPMUX | *1 | _ | _ | _ | _ | | | |
| P23 | P23 | - | _ | UPMUX | *1 | _ | _ | _ | _ | | | |
| P24 | P24 | - | - | UPMUX | *1 | - | - | - | - | | | |

^{*1:} Refer to the "Universal Port Multiplexer" chapter.

6.7.4 P4 Port Group

The P4 port group supports the GPIO and interrupt functions.

Table 6.7.4.1 Control Registers for P4 Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---|-------|---------------|---------|-------|-----|-----------------------|
| P4DAT | 15–8 | P4OUT[7:0] | 0x00 | H0 | R/W | _ |
| (P4 Port Data Register) | 7–0 | P4IN[7:0] | 0x00 | H0 | R | |
| P4IOEN (P4 Port Enable Register) | 15–8 | P4IEN[7:0] | 0x00 | H0 | R/W | - |
| | 7–0 | P40EN[7:0] | 0x00 | H0 | R/W | |
| P4RCTL | 15–8 | P4PDPU[7:0] | 0x00 | H0 | R/W | _ |
| (P4 Port Pull-up/down Control Register) | 7–0 | P4REN[7:0] | 0x00 | H0 | R/W | |
| P4INTF | 15–8 | _ | 0x00 | _ | R | _ |
| (P4 Port Interrupt Flag Register) | 7–0 | P4IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| P4INTCTL (P4 Port Interrupt Control Register) | 15–8 | P4EDGE[7:0] | 0x00 | H0 | R/W | - |
| | 7–0 | P4IE[7:0] | 0x00 | H0 | R/W | |
| P4CHATEN (P4 Port Chattering | 15–8 | _ | 0x00 | - | R | _ |
| Filter Enable Register) | 7–0 | P4CHATEN[7:0] | 0x00 | H0 | R/W | |
| P4MODSEL | 15–8 | _ | 0x00 | - | R | - |
| (P4 Port Mode Select Register) | 7–0 | P4SEL[7:0] | 0x00 | H0 | R/W | |
| P4FNCSEL | 15–14 | P47MUX[1:0] | 0x0 | H0 | R/W | _ |
| (P4 Port Function | 13–12 | P46MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 11–10 | P45MUX[1:0] | 0x0 | H0 | R/W | |
| | 9–8 | P44MUX[1:0] | 0x0 | H0 | R/W | |
| | | P43MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | P42MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | P41MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | P40MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.4.2 P4 Port Group Function Assignment

| | | <u> </u> | | | | | | | | | | |
|------|------------|------------------------------|-----|--------------|---------|------------|---------|--------------|----------|--|--|--|
| | P4SELy = 0 | P4SEL <i>y</i> = 1 | | | | | | | | | | |
| Port | | P4yMUX = 0x0 (Function 0) | | P4yMU | X = 0x1 | P4yMU | X = 0x2 | P4yMl | JX = 0x3 | | | |
| name | GPIO | | | (Function 1) | | (Func | tion 2) | (Function 3) | | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | | |
| P40 | P40 | - | - | LEDC | SEG0 | _ | - | _ | - | | | |
| P41 | P41 | - | - | LEDC | SEG1 | _ | - | _ | _ | | | |
| P42 | P42 | - | - | LEDC | SEG2 | - | - | - | _ | | | |
| P43 | P43 | _ | - | LEDC | SEG3 | _ | _ | - | _ | | | |
| P44 | P44 | - | - | LEDC | SEG4 | - | - | - | - | | | |
| P45 | P45 | - | - | LEDC | SEG5 | - | - | - | _ | | | |
| P46 | P46 | - | - | LEDC | SEG6 | - | - | - | _ | | | |
| P47 | P47 | _ | - | LEDC | SEG7 | _ | _ | _ | _ | | | |

6.7.5 P5 Port Group

The P5 port group consists of five ports P50–P54 and they support the GPIO and interrupt functions.

Table 6.7.5.1 Control Registers for P5 Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|-------------------------|-------|---------------|---------|-------|-----|-----------------------|
| P5DAT | 15–13 | _ | 0x0 | - | R | _ |
| (P5 Port Data | 12-8 | P5OUT[4:0] | 0x00 | H0 | R/W | |
| Register) | 7–5 | _ | 0x0 | - | R | |
| | 4–0 | P5IN[4:0] | 0x00 | H0 | R | |
| P5IOEN | 15–13 | _ | 0x0 | - | R | _ |
| (P5 Port Enable | 12-8 | P5IEN[4:0] | 0x00 | H0 | R/W | |
| Register) | 7–5 | - | 0x0 | _ | R | |
| | 4–0 | P50EN[4:0] | 0x00 | H0 | R/W | |
| P5RCTL | 15–13 | _ | 0x0 | - | R | _ |
| (P5 Port Pull-up/down | 12–8 | P5PDPU[4:0] | 0x00 | H0 | R/W | |
| Control Register) | 7–5 | _ | 0x0 | - | R | |
| | 4–0 | P5REN[4:0] | 0x00 | H0 | R/W | |
| P5INTF | 15–8 | _ | 0x00 | - | R | _ |
| (P5 Port Interrupt | 7–5 | _ | 0x0 | _ | R | |
| Flag Register) | 4–0 | P5IF[4:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| P5INTCTL | 15–13 | _ | 0x0 | _ | R | _ |
| (P5 Port Interrupt | 12-8 | P5EDGE[4:0] | 0x00 | H0 | R/W | |
| Control Register) | 7–5 | _ | 0x0 | - | R | |
| | 4–0 | P5IE[4:0] | 0x00 | H0 | R/W | |
| P5CHATEN | 15–8 | _ | 0x00 | - | R | _ |
| (P5 Port Chattering | 7–5 | _ | 0x0 | - | R | |
| Filter Enable Register) | 4–0 | P5CHATEN[4:0] | 0x00 | H0 | R/W | |
| P5MODSEL | 15–8 | _ | 0x00 | - | R | _ |
| (P5 Port Mode Select | 7–5 | _ | 0x0 | _ | R | |
| Register) | 4–0 | P5SEL[4:0] | 0x00 | H0 | R/W | |
| P5FNCSEL | 15–10 | _ | 0x00 | - | R | _ |
| (P5 Port Function | 9–8 | P54MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 7–6 | P53MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | P52MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | P51MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | P50MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.5.2 P5 Port Group Function Assignment

| | P5SELy = 0 | P5SELy = 1 | | | | | | | | | | |
|--------------|------------|------------------------------|-------|------------------------------|------|------------------------------|-----|------------------------------|-----|--|--|--|
| Port name | GPIO | P5yMUX = 0x0 (Function 0) | | P5yMUX = 0x1 (Function 1) | | P5yMUX = 0x2 (Function 2) | | P5yMUX = 0x3 (Function 3) | | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | | |
| P50 | P50 | REMC2 | REMO | LEDC | COM0 | - | - | - | - | | | |
| P51 | P51 | REMC2 | CLPLS | LEDC | COM1 | - | - | - | - | | | |
| P52 | P52 | _ | - | LEDC | COM2 | - | - | - | _ | | | |
| P53 | P53 | - | - | LEDC | COM3 | - | - | - | - | | | |
| P54 | P54 | _ | - | LEDC | COM4 | _ | - | _ | _ | | | |

6.7.6 Pd Port Group

The Pd port group consists of five ports Pd0–Pd4 and three ports Pd0–Pd2 are configured as a debugging function port at initialization. These five ports support the GPIO function. The GPIO function of the Pd2 port supports output only, therefore, the pull-up/down function cannot be used.

Table 6.7.6.1 Control Registers for Pd Port Group

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|-----------------------|-------|-------------|---------|-------|-----|---------|
| PDDAT | 15–13 | _ | 0x00 | _ | R | _ |
| (Pd Port Data | 12-8 | PDOUT[4:0] | 0x0 | H0 | R/W | |
| Register) | 7–5 | _ | 0x0 | _ | R | |
| | 4–3 | PDIN[4:3] | х | H0 | R | |
| | 2 | _ | 0 | - | R | |
| | 1–0 | PDIN[1:0] | х | H0 | R | |
| PDIOEN | 15–13 | _ | 0x00 | _ | R | _ |
| (Pd Port Enable | 12–11 | PDIEN[4:3] | 0x0 | H0 | R/W | |
| Register) | 10 | (reserved) | 0 | H0 | R/W | |
| | 9–8 | PDIEN[1:0] | 0x0 | H0 | R/W | |
| | 7–5 | _ | 0x00 | - | R | |
| | 4–3 | PDOEN[4:3] | 0x0 | H0 | R/W | |
| | 2 | (reserved) | 0 | H0 | R/W | |
| | 1–0 | PDOEN[1:0] | 0x0 | H0 | R/W | |
| PDRCTL | 15–13 | _ | 0x00 | _ | R | _ |
| (Pd Port Pull-up/down | 12–11 | PDPDPU[4:3] | 0x0 | H0 | R/W | |
| Control Register) | 10 | (reserved) | 0 | H0 | R/W | |
| | 9–8 | PDPDPU[1:0] | 0x0 | H0 | R/W | |
| | 7–5 | _ | 0x00 | - | R | |
| | 4–3 | PDREN[4:3] | 0x0 | H0 | R/W | |
| | 2 | (reserved) | 0 | H0 | R/W | |
| | 1–0 | PDREN[1:0] | 0x0 | H0 | R/W | |
| PDINTF | 15–0 | _ | 0x0000 | _ | R | - |
| PDINTCTL | | | | | | |
| PDCHATEN | | | | | | |
| PDMODSEL | 15–8 | _ | 0x00 | - | R | - |
| (Pd Port Mode Select | 7–5 | _ | 0x0 | _ | R | |
| Register) | 4–0 | PDSEL[4:0] | 0x07 | H0 | R/W | |
| PDFNCSEL | 15–10 | _ | 0x00 | _ | R | _ |
| (Pd Port Function | | PD4MUX[1:0] | 0x0 | H0 | R/W | |
| Select Register) | 7–6 | PD3MUX[1:0] | 0x0 | H0 | R/W | |
| | 5–4 | PD2MUX[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | PD1MUX[1:0] | 0x0 | H0 | R/W | |
| | 1–0 | PD0MUX[1:0] | 0x0 | H0 | R/W | |

Table 6.7.6.2 Pd Port Group Function Assignment

| | PdSELy = 0 | | PdSELy = 1 | | | | | | | | |
|-----------|------------|------------------------------|------------|------------|-----|------------------------------|------|------------------------------|-----|--|--|
| Port name | GPIO | PdyMUX = 0x0 (Function 0) | | 1 - | | PdyMUX = 0x2 (Function 2) | | PdyMUX = 0x3 (Function 3) | | | |
| | | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | Peripheral | Pin | | |
| Pd0 | Pd0 | DBG | DST2 | - | - | _ | - | - | _ | | |
| Pd1 | Pd1 | DBG | DSIO | - | - | - | _ | - | _ | | |
| Pd2 | Pd2 | DBG | DCLK | - | - | - | - | - | _ | | |
| Pd3 | Pd3 | - | - | - | - | CLG | OSC3 | - | - | | |
| Pd4 | Pd4 | - | - | - | - | CLG | OSC4 | - | - | | |

6.7.7 Common Registers between Port Groups

Table 6.7.7.1 Control Registers for Common Use with Port Groups

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|------------------------|------|--------------|---------|-------|------|---------|
| PCLK | 15–9 | _ | 0x00 | _ | R | _ |
| (P Port Clock Control | 8 | DBRUN | 0 | H0 | R/WP | |
| Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/WP | |
| | 3–2 | KRSTCFG[1:0] | 0x0 | H0 | R/WP | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |
| PINTFGRP | 15–8 | _ | 0x00 | _ | R | _ |
| (P Port Interrupt Flag | 7–6 | - | 0x0 | - | R | |
| Group Register) | 5 | P5INT | 0 | H0 | R | |
| | 4 | P4INT | 0 | H0 | R | |
| | 3 | - | 0 | - | R | |
| | 2 | P2INT | 0 | H0 | R | |
| | 1 | P1INT | 0 | H0 | R | |
| | 0 | POINT | 0 | H0 | R | |

7 Universal Port Multiplexer (UPMUX)

7.1 Overview

UPMUX is a multiplexer that allows software to assign the desired peripheral I/O function to an I/O port. The main features are outlined below.

- Allows programmable assignment of the synchronous serial interface, I²C, UART, and 16-bit PWM timer peripheral I/O functions to the P0, P1, and P2 port groups.
- The peripheral I/O function assigned via UPMUX is enabled by setting the PxFNCSEL.PxyMUX[1:0] bits to 0x1.

Note: 'x', which is used in the port names Pxy, register names, and bit names, refers to a port group (x = 0, 1, 2) and 'y' refers to a port number ($y = 0, 1, 2, \dots, 7$).

Figure 7.1.1 shows the configuration of UPMUX.




Figure 7.1.1 UPMUX Configuration

7.2 Peripheral Circuit I/O Function Assignment

An I/O function of a peripheral circuit supported may be assigned to peripheral I/O function 1 of an I/O port listed above. The following shows the procedure to assign a peripheral I/O function and enable it in the I/O port:

1. Configure the PxIOEN register of the I/O port.

Set the PxIOEN.PxIENy bit to 0. (Disable input)
 Set the PxIOEN.PxOENy bit to 0. (Disable output)

2. Set the PxMODSEL.PxSELy bit of the I/O port to 0. (Disable peripheral I/O function)

3. Set the following PxUPMUXn register bits (n = 0 to 3).

PxUPMUXn.PxyPERISEL[2:0] bits (Select peripheral circuit)
 PxUPMUXn.PxyPERICH[1:0] bits (Select peripheral circuit channel)
 PxUPMUXn.PxyPPFNC[2:0] bits (Select function to assign)

4. Initialize the peripheral circuit.

5. Set the PxFNCSEL.PxyMUX[1:0] bits of the I/O port to 0x1. (Select peripheral I/O function 1)
6. Set the PxMODSEL.PxSELy bit of the I/O port to 1. (Enable peripheral I/O function)

7.3 Control Registers

Pxy-xz Universal Port Multiplexer Setting Register

| | , | | | | | | | |
|------------------|--------------|-----------------|---------|-------|-----|---------|--|--|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks | | |
| PxUPMUX <i>n</i> | 15–13 | PxzPPFNC[2:0] | 0x0 | H0 | R/W | _ | | |
| | 12-11 | PxzPERICH[1:0] | 0x0 | H0 | R/W | | | |
| | 10–8 | PxzPERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | 7–5 | PxyPPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | 4–3 | PxyPERICH[1:0] | 0x0 | H0 | R/W | | | |
| | 2-0 | PxyPERISEL[2:0] | 0x0 | H0 | R/W | | | |

^{*1: &#}x27;x' in the register name refers to a port group number and 'n' refers to a register number (0-3).

Bits 15-13 PxzPPFNC[2:0]

Bits 7-5 PxyPPFNC[2:0]

These bits specify the peripheral I/O function to be assigned to the port. (See Table 7.3.1.)

Bits 12-11 PxzPERICH[1:0]

Bits 4-3 PxyPERICH[1:0]

These bits specify a peripheral circuit channel number. (See Table 7.3.1.)

Bits 10-8 PxzPERISEL[2:0]

Bits 2-0 PxyPERISEL[2:0]

These bits specify a peripheral circuit. (See Table 7.3.1.)

Table 7.3.1 Peripheral I/O Function Selections

| | | | PxUPMUXn. | PxyPERISEL[2 | 2:0] bits (Perip | heral circuit) | | |
|-----------------------|----------|----------|------------|---------------|------------------|-----------------|----------|----------|
| PxUPMUXn. | 0x0 | 0x1 | 0x2 | 0x3 | 0x4 | 0x5 | 0x6 | 0x7 |
| PxyPPFNC[2:0] bits | None * | I2C | SPIA | UART3 | T16B | Reserved | Reserved | Reserved |
| (Peripheral I/O | | Px | UPMUXn.Pxy | PERICH[1:0] b | its (Periphera | l circuit chanr | nel) | |
| function) | _ | 0x0 | 0x0, 0x1 | 0x0 | 0x0 | _ | - | _ |
| ranotion, | _ | Ch.0 | Ch.0, 1 | Ch.0 | Ch.0 | _ | - | _ |
| 0x0 | None * | None * | None * | None * | None * | None * | None * | None * |
| 0x1 | | SCLn | SDIn | USINn | TOUTn0/ CAPn0 | | | |
| 0x2 | | SDAn | SDOn | USOUTn | TOUTn1/ CAPn1 | | | |
| 0x3 | Reserved | | SPICLKn | | | Reserved | Reserved | Reserved |
| 0x4 | | | #SPISSn | | | | | |
| 0x5 | | Reserved | | Reserved | Reserved | | | |
| 0x6 | | | Reserved | | | | | |
| 0x7 | | | | | | | | |

^{* &}quot;None" means no assignment. Selecting this will put the Pxy pin into Hi-Z status when peripheral I/O function 1 is selected and enabled in the I/O port.

Note: Do not assign a peripheral input function to two or more I/O ports. Although the I/O ports output the same waveforms when an output function is assigned to two or more I/O port, a skew occurs due to the internal delay.

^{*2: &#}x27;x' in the bit name refers to a port group number, 'y' refers to an even port number (0, 2, 4, 6), and 'z' refers to an odd port number (z = y + 1).

8 Watchdog Timer (WDT2)

8.1 Overview

WDT2 restarts the system if a problem occurs, such as when the program cannot be executed normally. The features of WDT2 are listed below.

- Includes a 10-bit up counter to count NMI/reset generation cycle.
- A counter clock source and clock division ratio are selectable.
- Can generate a reset or NMI in a cycle given via software.
- Can generate a reset at the next NMI generation cycle after an NMI is generated.

Figure 8.1.1 shows the configuration of WDT2.




Figure 8.1.1 WDT2 Configuration

8.2 Clock Settings

8.2.1 WDT2 Operating Clock

When using WDT2, the WDT2 operating clock CLK_WDT2 must be supplied to WDT2 from the clock generator. The CLK_WDT2 supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following WDTCLK register bits:

WDTCLK.CLKSRC[1:0] bits (Clock source selection)

WDTCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

8.2.2 Clock Supply in DEBUG Mode

The CLK_WDT2 supply during DEBUG mode should be controlled using the WDTCLK.DBRUN bit.

The CLK_WDT2 supply to WDT2 is suspended when the CPU enters DEBUG mode if the WDTCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_WDT2 supply resumes. Although WDT2 stops operating when the CLK_WDT2 supply is suspended, the register retains the status before DEBUG mode was entered. If the WDTCLK.DBRUN bit = 1, the CLK_WDT2 supply is not suspended and WDT2 will keep operating in DE-

BUG mode.

8.3 Operations

8.3.1 WDT2 Control

Activating WDT2

WDT2 should be initialized and started up with the procedure listed below.

1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

2. Configure the WDT2 operating clock.

3. Set the WDTCTL.MOD[1:0] bits. (Select WDT2 operating mode)

4. Set the WDTCMP.CMP[9:0] bits. (Set NMI/reset generation cycle)

5. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT2 counter)

6. Write a value other than 0xa to the WDTCTL.WDTRUN[3:0] bits. (Start up WDT2)

7. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

NMI/reset generation cycle

Use the following equation to calculate the WDT2 NMI/reset generation cycle.

$$t_{WDT} = \frac{CMP + 1}{CLK_WDT2}$$
 (Eq. 8.1)

Where

twdt: NMI/reset generation cycle [second]
CLK_WDT2: WDT2 operating clock frequency [Hz]
CMP: Setting value of the WDTCMP.CMP[9:0] bits

Example) twot = 2.5 seconds when CLK_WDT2 = 256 Hz and the WDTCMP.CMP[9:0] bits = 639

Resetting WDT2 counter

To prevent an unexpected NMI/reset to be generated by WDT2, its embedded counter must be reset periodically via software while WDT2 is running.

1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

2. Write 1 to the WDTCTL.WDTCNTRST bit. (Reset WDT2 counter)

3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

A location should be provided for periodically processing this routine. Process this routine within the two cycle. After resetting, WDT2 starts counting with a new NMI/reset generation cycle.

Occurrence of counter compare match

If WDT2 is not reset within the two cycle for any reason and the counter reaches the setting value of the WDTCMP.CMP[9:0] bits, a compare match occurs to cause WDT2 to issue an NMI or reset according to the setting of the WDTCTL.MOD[1:0] bits.

If an NMI is issued, the WDTCTL.STATNMI bit is set to 1. This bit can be cleared to 0 by writing 1 to the WDTCTL.WDTCNTRST bit. Be sure to clear the WDTCTL.STATNMI bit in the NMI handler routine,

If a compare match occurs, the counter is automatically reset to 0 and it continues counting.

Deactivating WDT2

WDT2 should be stopped with the procedure listed below.

1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)

2. Write 0xa to the WDTCTL.WDTRUN[3:0] bits. (Stop WDT2)

3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

8.3.2 Operations in HALT and SLEEP Modes

During HALT mode

WDT2 operates in HALT mode. HALT mode is therefore cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle and the CPU executes the interrupt handler. To disable WDT2 in HALT mode, stop WDT2 by writing 0xa to the WDTCTL.WDTRUN[3:0] bits before executing the halt instruction. Reset WDT2 before resuming operations after HALT mode is cleared.

During SLEEP mode

WDT2 operates in SLEEP mode if the selected clock source is running. SLEEP mode is cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle and the CPU executes the interrupt handler. Therefore, stop WDT2 by setting the WDTCTL.WDTRUN[3:0] bits before executing the slp instruction.

If the clock source stops in SLEEP mode, WDT2 stops. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT2 before executing the slp instruction. WDT2 should also be stopped as required using the WDTCTL.WDTRUN[3:0] bits.

8.4 Control Registers

WDT2 Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|------|---------|
| WDTCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/WP | |
| | 7–6 | _ | 0x0 | _ | R | |
| | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/WP | |
| | 3–2 | _ | 0x0 | - | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the WDT2 operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode

0 (R/WP): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the WDT2 operating clock (counter clock). The clock frequency should be set to around 256 Hz.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of WDT2.

Table 8.4.1 Clock Source and Division Ratio Settings

| WDTCLK. | | WDTCLK.CLKSRC[1:0] bits | | | | | | | | |
|------------------|----------|-------------------------|----------|-------|--|--|--|--|--|--|
| CLKDIV[1:0] bits | 0x0 | 0x1 | 0x2 | 0x3 | | | | | | |
| OFKDIA[1:0] DIES | IOSC | OSC1 | OSC3 | EXOSC | | | | | | |
| 0x3 | 1/65,536 | 1/128 | 1/65,536 | 1/1 | | | | | | |
| 0x2 | 1/32,768 | | 1/32,768 | | | | | | | |
| 0x1 | 1/16,384 | | 1/16,384 | | | | | | | |
| 0x0 | 1/8,192 | | 1/8,192 | | | | | | | |

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

WDT2 Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-------------|---------|-------|------|-------------------|
| WDTCTL | 15–11 | _ | 0x00 | _ | R | _ |
| | 10–9 | MOD[1:0] | 0x0 | H0 | R/WP | |
| | 8 | STATNMI | 0 | H0 | R | |
| | 7–5 | _ | 0x0 | - | R | |
| | 4 | WDTCNTRST | 0 | H0 | WP | Always read as 0. |
| | 3–0 | WDTRUN[3:0] | 0xa | H0 | R/WP | _ |

Bits 15-11 Reserved

Bits 10-9 MOD[1:0]

These bits set the WDT2 operating mode.

Table 8.4.2 Operating Mode Setting

| | | 3 3 |
|-----------------------|----------------|---|
| WDTCTL. MOD[1:0] bits | Operating mode | Description |
| 0x3 | Reserved | - |
| 0x2 | | If the WDTCTL.STATNMI bit is not cleared to 0 after an NMI has occurred due to a counter compare match, WDT2 issues a reset when the next compare match occurs. |
| 0x1 | NMI mode | WDT2 issues an NMI when a counter compare match occurs. |
| 0x0 | RESET mode | WDT2 issues a reset when a counter compare match occurs. |

Bit 8 STATNMI

This bit indicates that a counter compare match and NMI have occurred.

1 (R): NMI (counter compare match) occurred

0 (R): NMI not occurred

When the NMI generation function of WDT2 is used, read this bit in the NMI handler routine to confirm that WDT2 was the source of the NMI.

The WDTCTL.STATNMI bit set to 1 is cleared to 0 by writing 1 to the WDTCTL.WDTCNTRST bit.

Bits 7-5 Reserved

Bit 4 WDTCNTRST

This bit resets the 10-bit counter and the WDTCTL.STATNMI bit.

1 (WP): Reset 0 (WP): Ignored

0 (R): Always 0 when being read

Bits 3-0 WDTRUN[3:0]

These bits control WDT2 to run and stop.

0xa (WP):StopValues other than 0xa (WP):Run0xa (R):Idle0x0 (R):Running

Always 0x0 is read if a value other than 0xa is written.

Since an NMI or reset may be generated immediately after running depending on the counter value, WDT2 should also be reset concurrently when running WDT2.

WDT2 Counter Compare Match Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|----------|---------|-------|------|---------|
| WDTCMP | 15–10 | _ | 0x00 | _ | R | _ |
| | 9–0 | CMP[9:0] | 0x3ff | H0 | R/WP | |

Bits 15-10 Reserved

Bits 9-0 CMP[9:0]

These bits set the NMI/reset generation cycle.

The value set in this register is compared with the 10-bit counter value while WDT2 is running, and an NMI or reset is generated when they are matched.

9 Supply Voltage Detector (SVD3)

9.1 Overview

SVD3 is a supply voltage detector to monitor the power supply voltage on the VDD pin or the voltage applied to an external pin. The main features are listed below.

• Power supply voltage to be detected: Selectable from VDD

and external power sources (EXSVD0 and EXSVD1) (Note: See the table below.)

• Detectable voltage level:

Selectable from among 32 levels (max.) (Note: See the table below.)

• Detection results:

- Can be read whether the power supply voltage is lower than the detection voltage level or not.
- Can generate an interrupt or a reset when low power supply voltage is de-

• Interrupt:

1 system (Low power supply voltage detection interrupt)

• Supports intermittent operations:

- Three detection cycles are selectable.
- Low power supply voltage detection count function to generate an interrupt/reset when low power supply voltage is successively detected the number of times specified.
- Continuous operation is also possible.

Figure 9.1.1 shows the configuration of SVD3.

Table 9.1.1 SVD3 Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M12 | | | |
|-------------------------------------|---|--|--|--|--|
| Power supply voltage to be detected | VDD and two externally input voltages (EXSVD0 and EXSVD1) | | | | |
| Detectable voltage level | VDD: 28 levels (1.8 to 5.0 V)/external | voltage: Max. 32 levels (1.2 V to VDD) | | | |




Figure 9.1.1 SVD3 Configuration

9.2 Input Pins and External Connection

9.2.1 Input Pins

Table 9.2.1.1 shows the SVD3 input pins.

Table 9.2.1.1 SVD3 Input Pins

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|---|
| EXSVD0 | Α | A (Hi-Z) | External power supply voltage detection pin 0 |
| EXSVD1 | А | A (Hi-Z) | External power supply voltage detection pin 1 |

^{*} Indicates the status when the pin is configured for SVD3.

If the port is shared with the EXSVD0/1 pin and other functions, the EXSVD0/1 function must be assigned to the port before SVD3 can be activated. For more information, refer to the "I/O Ports" chapter.

9.2.2 External Connection




Figure 9.2.2.1 Connection between EXSVD0/1 Pin and External Power Supply

REXT resistance value must be determined so that it will be sufficiently smaller than the EXSVD input impedance REXSVD. For the EXSVD0/1 pin input voltage range and the EXSVD input impedance, refer to "Supply Voltage Detector Characteristics" in the "Electrical Characteristics" chapter.

9.3 Clock Settings

9.3.1 SVD3 Operating Clock

When using SVD3, the SVD3 operating clock CLK_SVD3 must be supplied to SVD3 from the clock generator. The CLK_SVD3 supply should be controlled as in the procedure shown below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 3. Set the following SVDCLK register bits:
 - SVDCLK.CLKSRC[1:0] bits (Clock source selection)
 - SVDCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

The CLK_SVD3 frequency should be set to around 32 kHz.

9.3.2 Clock Supply in SLEEP Mode

When using SVD3 during SLEEP mode, the SVD3 operating clock CLK_SVD3 must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_SVD3 clock source.

If the CLGOSC.xxxxSLPC bit for the CLK_SVD3 clock source is 1, the CLK_SVD3 clock source is deactivated during SLEEP mode and SVD3 stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_SVD3 is supplied and the SVD3 operation resumes.

9.3.3 Clock Supply in DEBUG Mode

The CLK SVD3 supply during DEBUG mode should be controlled using the SVDCLK.DBRUN bit.

The CLK_SVD3 supply to SVD3 is suspended when the CPU enters DEBUG mode if the SVDCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_SVD3 supply resumes. Although SVD3 stops operating when the CLK_SVD3 supply is suspended, the registers retain the status before DEBUG mode was entered.

If the SVDCLK.DBRUN bit = 1, the CLK_SVD3 supply is not suspended and SVD3 will keep operating in DE-BUG mode.

9.4 Operations

9.4.1 SVD3 Control

Starting detection

SVD3 should be initialized and activated with the procedure listed below.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Configure the operating clock using the SVDCLK.CLKSRC[1:0] and SVDCLK.CLKDIV[2:0] bits.
- 3. Set the following SVDCTL register bits:

SVDCTL.VDSEL and SVDCTL.EXSEL bits (Select detection voltage (VDD, EXSVD0, or EXSVD1))
 SVDCTL.SVDSC[1:0] bits (Set low power supply voltage detection counter)

- SVDCTL.SVDC[4:0] bits (Set SVD detection voltage VsvD/EXSVD detection

voltage Vsvd_ext)

SVDCTL.SVDRE[3:0] bits (Select reset/interrupt mode)
 SVDCTL.SVDMD[1:0] bits (Set intermittent operation mode)

4. Set the following bits when using the interrupt:

Write 1 to the SVDINTF.SVDIF bit. (Clear interrupt flag)
 Set the SVDINTE.SDVIE bit to 1. (Enable SVD3 interrupt)
 Set the SVDCTL.MODEN bit to 1. (Enable SVD3 detection)

6. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Terminating detection

Follow the procedure shown below to stop SVD3 operation.

- 1. Write 0x0096 to the MSCPROT.PROT[15:0] bits. (Remove system protection)
- 2. Write 0 to the SVDCTL.MODEN bit. (Disable SVD3 detection)
- 3. Write a value other than 0x0096 to the MSCPROT.PROT[15:0] bits. (Set system protection)

Reading detection results

The following two detection results can be obtained by reading the SVDINTF.SVDDT bit:

- When SVDINTF.SVDDT bit = 0
- When SVDINTF.SVDDT bit = 1
 Power supply voltage (VDD or EXSVD0/1) < SVD detection voltage VSVD or EXSVD detection voltage VSVD_EXT</p>

Power supply voltage (VDD or EXSVD0/1) ≥ SVD detection voltage VSVD or EXSVD detection voltage VSVD_EXT

Before reading the SVDINTF.SVDDT bit, wait for at least SVD circuit enable response time after 1 is written to the SVDCTL.MODEN bit (refer to "Supply Voltage Detector Characteristics, SVD circuit enable response time tsvDEN" in the "Electrical Characteristics" chapter).

After the SVDCTL.SVDC[4:0] bits setting value is altered to change the SVD detection voltage VsvD/EXSVD detection voltage VsvD_EXT when the SVDCTL.MODEN bit = 1, wait for at least SVD circuit response time before reading the SVDINTF.SVDDT bit (refer to "Supply Voltage Detector Characteristics, SVD circuit response time tsvD" in the "Electrical Characteristics" chapter).


9.4.2 SVD3 Operations

Continuous operation mode

SVD3 operates in continuous operation mode by default (SVDCTL.SVDMD[1:0] bits = 0x0). In this mode, SVD3 operates continuously while the SVDCTL.MODEN bit is set to 1 and it keeps loading the detection results to the SVDINTF.SVDDT bit. During this period, the current detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt (if the SVDCTL.SVDRE[3:0] bits \neq 0xa) or a reset (if the SVDCTL.SVDRE[3:0] bits = 0xa) can be generated when the SVDINTF.SVDDT bit is set to 1 (low power supply voltage is detected). This mode can keep detecting power supply voltage drop after the voltage detection masking time has elapsed even if the IC is placed into SLEEP status or accidental clock stoppage has occurred.

Intermittent operation mode

SVD3 operates in intermittent operation mode when the SVDCTL.SVDMD[1:0] bits are set to 0x1 to 0x3. In this mode, SVD3 turns on at an interval set using the SVDCTL.SVDMD[1:0] bits to perform detection operation and then it turns off while the SVDCTL.MODEN bit is set to 1. During this period, the latest detection results can be obtained by reading the SVDINTF.SVDDT bit as necessary. Furthermore, an interrupt or a reset can be generated when SVD3 has successively detected low power supply voltage the number of times specified by the SVDCTL.SVDSC[1:0] bits.



9.5 SVD3 Interrupt and Reset

9.5.1 SVD3 Interrupt

Setting the SVDCTL.SVDRE[3:0] bits to a value other than 0xa allows use of the low power supply voltage detection interrupt function.

| Interrupt | Interrupt flag | Set condition | Clear condition |
|-------------------|----------------|---|-----------------|
| Low power supply | SVDINTF.SVDIF | In continuous operation mode | Writing 1 |
| voltage detection | | When the SVDINTF.SVDDT bit is 1 | |
| | | In intermittent operation mode | |
| | | When low power supply voltage is successively de- | |
| | | tected the specified number of times | |

Table 9.5.1.1 Low Power Supply Voltage Detection Interrupt Function

SVD3 provides the interrupt enable bit (SVDINTE.SVDIE bit) corresponding to the interrupt flag (SVDINTF. SVDIF bit). An interrupt request is sent to the interrupt controller only when the SVDINTF.SVDIF bit is set while the interrupt is enabled by the SVDINTE.SVDIE bit. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

Once the SVDINTF.SVDIF bit is set, it will not be cleared even if the power supply voltage subsequently returns to a value exceeding the SVD detection voltage VsvD/EXSVD detection voltage VsvD_EXT. An interrupt may occur due to a temporary power supply voltage drop, check the power supply voltage status by reading the SVDINTF. SVDDT bit in the interrupt handler routine.

9.5.2 SVD3 Reset

Setting the SVDCTL.SVDRE[3:0] bits to 0xa allows use of the SVD3 reset issuance function.

The reset issuing timing is the same as that of the SVDINTF.SVDIF bit being set when a low voltage is detected. After a reset has been issued, SVD3 enters continuous operation mode even if it was operating in intermittent operation mode, and continues operating. Issuing an SVD3 reset initializes the port assignment. However, when EXS-

eration mode, and continues operating. Issuing an SVD3 reset initializes the port assignment. However, when EXS-VD0/1 is being detected, the input of the port for the EXSVD0/1 pin is sent to SVD3 so that SVD3 will continue the EXSVD0/1 detection operation.

If the power supply voltage reverts to the normal level, the SVDINTF.SVDDT bit goes 0 and the reset state is canceled. After that, SVD3 resumes operating in the operation mode set previously via the initialization routine. During reset state, the SVD3 control bits are set as shown in Table 9.5.2.1.

| Control register | Control bit | Setting |
|------------------|-------------|--|
| SVDCLK | DBRUN | Reset to the initial values. |
| | CLKDIV[2:0] | |
| | CLKSRC[1:0] | |
| SVDCTL | VDSEL | The set value is retained. |
| | SVDSC[1:0] | Cleared to 0. (The set value becomes invalid as SVD3 |
| | | enters continuous operation mode.) |
| | SVDC[4:0] | The set value is retained. |
| | SVDRE[3:0] | The set value (0xa) is retained. |
| | EXSEL | The set value is retained. |
| | SVDMD[1:0] | Cleared to 0 to set continuous operation mode. |
| | MODEN | The set value (1) is retained. |
| SVDINTF | SVDIF | The status (1) before being reset is retained. |
| SVDINTE | SVDIE | Cleared to 0. |

Table 9.5.2.1 SVD3 Control Bits During Reset State

9.6 Control Registers

SVD3 Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|------|---------|
| SVDCLK | 15–9 | - | 0x00 | _ | R | _ |
| | 8 | DBRUN | 1 | H0 | R/WP | |
| | 7 | _ | 0 | - | R | |
| | 6–4 | CLKDIV[2:0] | 0x0 | H0 | R/WP | |
| | 3–2 | _ | 0x0 | - | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the SVD3 operating clock is supplied in DEBUG mode or not.

1 (R/WP): Clock supplied in DEBUG mode

0 (R/WP): No clock supplied in DEBUG mode

Bit 7 Reserved

Bits 6-4 CLKDIV[2:0]

These bits select the division ratio of the SVD3 operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of SVD3.

Table 9.6.1 Clock Source and Division Ratio Settings

| SVDCLK. | SVDCLK.CLKSRC[1:0] bits | | | | | | |
|------------------|-------------------------|------|----------|-------|--|--|--|
| CLKDIV[2:0] bits | 0x0 | 0x1 | 0x2 | 0x3 | | | |
| CLKDIV[2:0] bits | IOSC | OSC1 | OSC3 | EXOSC | | | |
| 0x7, 0x6 | Reserved | 1/1 | Reserved | 1/1 | | | |
| 0x5 | 1/512 | | 1/512 | | | | |
| 0x4 | 1/256 | | 1/256 | | | | |
| 0x3 | 1/128 | | 1/128 | | | | |
| 0x2 | 1/64 | | 1/64 | | | | |
| 0x1 | 1/32 | | 1/32 | | | | |
| 0x0 | 1/16 | | 1/16 | | | | |

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The clock frequency should be set to around 32 kHz.

SVD3 Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|------------|---------|-------|------|--|
| SVDCTL | 15 | VDSEL | 0 | H1 | R/WP | _ |
| | 14–13 | SVDSC[1:0] | 0x0 | H0 | R/WP | Writing takes effect when the SVDCTL. SVDMD[1:0] bits are not 0x0. |
| | 12–8 | SVDC[4:0] | 0x1e | H1 | R/WP | _ |
| | 7–4 | SVDRE[3:0] | 0x0 | H1 | R/WP | |
| | 3 | EXSEL | 0 | H1 | R/WP | |
| | 2–1 | SVDMD[1:0] | 0x0 | H0 | R/WP | |
| | 0 | MODEN | 0 | H1 | R/WP | |

Bit 15 VDSEL

This bit selects the power supply voltage to be detected by SVD3.

1 (R/WP): Voltage applied to the EXSVD0/1 pin

0 (R/WP): Vdd

Bits 14-13 SVDSC[1:0]

These bits set the condition to generate an interrupt/reset (number of successive low voltage detections) in intermittent operation mode (SVDCTL.SVDMD[1:0] bits = 0x1 to 0x3).

Table 9.6.2 Interrupt/Reset Generating Condition in Intermittent Operation Mode

| SVDCTL.SVDSC[1:0] bits | Interrupt/reset generating condition |
|------------------------|--|
| 0x3 | Low power supply voltage is successively detected eight times. |
| 0x2 | Low power supply voltage is successively detected four times. |
| 0x1 | Low power supply voltage is successively detected twice. |
| 0x0 | Low power supply voltage is successively detected once. |

This setting is ineffective in continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0).

Bits 12-8 SVDC[4:0]

These bits select an SVD detection voltage VsvD/EXSVD detection voltage VsvD_EXT for detecting low voltage.

Table 9.6.3 Setting of SVD Detection Voltage VsvD/EXSVD Detection Voltage VsvD_EXT

| SVDCTL.SVDC[4:0] bits | SVD detection voltage VsvD/ EXSVD detection voltage VsvD_EXT [V] |
|-----------------------|---|
| 0x1f | High |
| 0x1e | ↑ |
| 0x1d | |
| : | |
| 0x02 | |
| 0x01 | \downarrow |
| 0x00 | Low |

For the configurable range and voltage values, refer to "Supply Voltage Detector Characteristics, SVD detection voltage VsvD/EXSVD detection voltage VsvD_Ext" in the "Electrical Characteristics" chapter.

Bits 7-4 SVDRE[3:0]

These bits enable/disable the reset issuance function when a low power supply voltage is detected.

0xa (R/WP): Enable (Issue reset)

Other than 0xa (R/WP): Disable (Generate interrupt)

For more information on the SVD3 reset issuance function, refer to "SVD3 Reset."

Bit 3 EXSEL

This bit selects the external voltage to be detected when the SVDCTL.VDSEL bit = 1.

1 (R/WP): EXSVD1 0 (R/WP): EXSVD0

Bits 2-1 SVDMD[1:0]

These bits select intermittent operation mode and its detection cycle.

Table 9.6.4 Intermittent Operation Mode Detection Cycle Selection

| SVDCTL.SVDMD[1:0] bits | Operation mode (detection cycle) |
|------------------------|--|
| 0x3 | Intermittent operation mode (CLK_SVD3/512) |
| 0x2 | Intermittent operation mode (CLK_SVD3/256) |
| 0x1 | Intermittent operation mode (CLK_SVD3/128) |
| 0x0 | Continuous operation mode |

For more information on intermittent and continuous operation modes, refer to "SVD3 Operations."

Bit 0 MODEN

This bit enables/disables for the SVD3 circuit to operate.

1 (R/WP): Enable (Start detection operations)

0 (R/WP): Disable (Stop detection operations)

After this bit has been altered, wait until the value written is read out from this bit without subsequent operations being performed.

- Notes: Writing 0 to the SVDCTL.MODEN bit resets the SVD3 hardware. However, the register values set and the interrupt flag are not cleared. The SVDCTL.MODEN bit is actually set to 0 after this processing has finished. If 1 is written to the SVDCTL.MODEN bit continuously without waiting for the bit being read as 0 at this time, writing 0 may be ignored and a malfunction may occur as the hardware restarts without resetting.
 - The SVD3 internal circuit is initialized if the SVDCTL.SVDSC[1:0] bits, SVDCTL.SVDRE[3:0] bits, or SVDCTL.SVDMD[1:0] bits are altered while SVD3 is in operation after 1 is written to the SVDCTL.MODEN bit.

SVD3 Status and Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|-----------------------|
| SVDINTF | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | SVDDT | х | _ | R | |
| | 7–1 | - | 0x00 | - | R | |
| | 0 | SVDIF | 0 | H1 | R/W | Cleared by writing 1. |

Bits 15-9 Reserved

Bit 8 SVDDT

The power supply voltage detection results can be read out from this bit.

1 (R): Power supply voltage (VDD or EXSVD0/1) < SVD detection voltage VsvD

or EXSVD detection voltage VsvD_EXT

0 (R): Power supply voltage (VDD or EXSVD0/1) ≥ SVD detection voltage VsvD

or EXSVD detection voltage Vsvd_EXT

Bits 7-1 Reserved

9 SUPPLY VOLTAGE DETECTOR (SVD3)

Bit 0 **SVDIF**

This bit indicates the low power supply voltage detection interrupt cause occurrence status.

Cause of interrupt occurred No cause of interrupt occurred 0(R):

Clear flag 1 (W): 0(W): Ineffective

Note: The SVD3 internal circuit is initialized if the interrupt flag is cleared while SVD3 is in operation after 1 is written to the SVDCTL.MODEN bit.

SVD3 Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| SVDINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–1 | - | 0x00 | _ | R | |
| | 0 | SVDIE | 0 | H0 | R/W | |

Bits 15-1 Reserved

SVDIE Bit 0

9-8

This bit enables low power supply voltage detection interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

Notes: • If the SVDCTL.SVDRE[3:0] bits are set to 0xa, no low power supply voltage detection interrupt will occur, as a reset is issued at the same timing as an interrupt.

· To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

10 16-bit Timers (T16)

10.1 Overview

T16 is a 16-bit timer. The features of T16 are listed below.

- 16-bit presettable down counter
- Provides a reload data register for setting the preset value.
- A clock source and clock division ratio for generating the count clock are selectable.
- Repeat mode or one-shot mode is selectable.
- · Can generate counter underflow interrupts.

Figure 10.1.1 shows the configuration of a T16 channel.

Table 10.1.1 T16 Channel Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M13 | | | |
|---|---|---|--|--|--|
| Number of channels | 4 channels (Ch.0-Ch.3) | | | | |
| Event counter function | Not supported (No EXCLm pins are provided.) | | | | |
| Peripheral clock output | Ch.1 → Synchronous serial interface Ch.0 master clock | | | | |
| (Outputs the counter underflow signal.) | Ch.2 \rightarrow Synchronous serial i | Ch.2 → Synchronous serial interface Ch.1 master clock | | | |
| | Ch.3 → 12-bit A/D converter | r trigger signal | | | |




Figure 10.1.1 Configuration of a T16 Channel

10.2 Input Pin

Table 10.2.1 shows the T16 input pin.

Table 10.2.1 T16 Input Pin

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|---------------------------------|
| EXCLm | I | I (Hi-Z) | External event signal input pin |

^{*} Indicates the status when the pin is configured for T16.

If the port is shared with the EXCL*m* pin and other functions, the EXCL*m* input function must be assigned to the port before using the event counter function. For more information, refer to the "I/O Ports" chapter.

10.3 Clock Settings

10.3.1 T16 Operating Clock

When using T16 Ch.*n*, the T16 Ch.*n* operating clock CLK_T16_*n* must be supplied to T16 Ch.*n* from the clock generator. The CLK_T16_*n* supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following T16_nCLK register bits:
 - T16 nCLK.CLKSRC[1:0] bits (Clock source selection)
 - T16_nCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

10.3.2 Clock Supply in SLEEP Mode

When using T16 during SLEEP mode, the T16 operating clock CLK_T16_n must be configured so that it will keep supplying by writing 0 to the CLGOSC_xxxxSLPC bit for the CLK_T16_n clock source.

If the CLGOSC.xxxxSLPC bit for the CLK_T16_n clock source is 1, the CLK_T16_n clock source is deactivated during SLEEP mode and T16 stops with the register settings and counter value maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_T16_n is supplied and the T16 operation resumes.


10.3.3 Clock Supply in DEBUG Mode

The CLK_T16_n supply during DEBUG mode should be controlled using the T16_nCLK.DBRUN bit.

The CLK_T16_n supply to T16 Ch.n is suspended when the CPU enters DEBUG mode if the T16_nCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_T16_n supply resumes. Although T16 Ch.n stops operating when the CLK_T16_n supply is suspended, the counter and registers retain the status before DEBUG mode was entered. If the T16_nCLK.DBRUN bit = 1, the CLK_T16_n supply is not suspended and T16 Ch.n will keep operating in DEBUG mode.

10.3.4 Event Counter Clock

The channel that supports the event counter function counts down at the rising edge of the EXCL*m* pin input signal when the T16_*n*CLK.CLKSRC[1:0] bits are set to 0x3.



Note that the EXOSC clock is selected for the channel that does not support the event counter function.

10.4 Operations

10.4.1 Initialization

T16 Ch.n should be initialized and started counting with the procedure shown below.

- 1. Configure the T16 Ch.n operating clock (see "T16 Operating Clock").
- 2. Set the T16_nCTL.MODEN bit to 1. (Enable count operation clock)
- 3. Set the T16_nMOD.TRMD bit. (Select operation mode (Repeat mode or One-shot mode)).
- 4. Set the T16_nTR register. (Set reload data (counter preset data))
- 5. Set the following bits when using the interrupt:
 - Write 1 to the T16_nINTF.UFIF bit. (Clear interrupt flag)
 - Set the T16_nINTE.UFIE bit to 1. (Enable underflow interrupt)

- 6. Set the following T16_nCTL register bits:
 - Set the T16_nCTL.PRESET bit to 1. (Preset reload data to counter)
 - Set the T16 nCTL.PRUN bit to 1. (Start counting)

10.4.2 Counter Underflow

Normally, the T16 counter starts counting down from the reload data value preset and generates an underflow signal when an underflow occurs. This signal is used to generate an interrupt and may be output to a specific peripheral circuit as a clock (T16 Ch.n must be set to repeat mode to generate a clock). The underflow cycle is determined by the T16 Ch.n operating clock setting and reload data (counter initial value) set in the T16_nTR register.

The following shows the equations to calculate the underflow cycle and frequency:

$$T = \frac{TR + 1}{f_{CLK T16 n}} \qquad f_{T} = \frac{f_{CLK_T16_n}}{TR + 1} \qquad (Eq. 10.1)$$

Where

T: Underflow cycle [s]
fr: Underflow frequency [Hz]
TR: T16 nTR register setting

fclk T16 n: T16 Ch.n operating clock frequency [Hz]

10.4.3 Operations in Repeat Mode

T16 Ch.n enters repeat mode by setting the T16_nMOD.TRMD bit to 0.

In repeat mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and continues until 0 is written. A counter underflow presets the T16_nTR register value to the counter, so underflow occurs periodically. Select this mode to generate periodic underflow interrupts or when using the timer to output a trigger/clock to the peripheral circuit.




Figure 10.4.3.1 Count Operations in Repeat Mode

10.4.4 Operations in One-shot Mode

T16 Ch.*n* enters one-shot mode by setting the T16_*n*MOD.TRMD bit to 1.

In one-shot mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and stops after the T16_nTR register value is preset to the counter when an underflow has occurred. At the same time the counter stops, the T16_nCTL.PRUN bit is cleared automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for checking a specific lapse of time.




Figure 10.4.4.1 Count Operations in One-shot Mode

10.4.5 Counter Value Read

The counter value can be read out from the T16_nTC.TC[15:0] bits. However, since T16 operates on CLK_T16_n, one of the operations shown below is required to read correctly by the CPU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

10.5 Interrupt

Each T16 channel has a function to generate the interrupt shown in Table 10.5.1.

Table 10.5.1 T16 Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|-----------|----------------|-----------------------------|-----------------|
| Underflow | T16 nINTF.UFIF | When the counter underflows | Writing 1 |

T16 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

10.6 Control Registers

T16 Ch.n Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| T16_nCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/W | |
| | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | 3–2 | - | 0x0 | - | R | |
| | 1-0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the T16 Ch.n operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode

0 (R/W): No clock supplied in DEBUG mode

Bits 7-4 CLKDIV[3:0]

These bits select the division ratio of the T16 Ch.n operating clock (counter clock).

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of T16 Ch.n.

T16_nCLK.CLKSRC[1:0] bits T16 nCLK. 0x0 0x3 0x1 0x2 CLKDIV[3:0] bits IOSC OSC1 OSC3 EXOSC/EXCLm 1/32,768 0xf 1/1 1/32,768 1/1 0xe 1/16,384 1/16,384 0xd 1/8,192 1/8,192 0xc 1/4,096 1/4,096 0xb 1/2,048 1/2,048 0xa 1/1,024 1/1,024 0x9 1/512 1/512 1/256 0x8 1/256 1/256 0x7 1/128 1/128 1/128 1/64 0x6 1/64 1/64 0x5 1/32 1/32 1/32 0x4 1/16 1/16 1/16 0x3 1/8 1/8 1/8 1/4 1/4 1/4 0x2 0x1 1/2 1/2 1/2 0x0 1/1 1/1 1/1

Table 10.6.1 Clock Source and Division Ratio Settings

T16 Ch.n Mode Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16_nMOD | 15–8 | _ | 0x00 | - | R | _ |
| | 7–1 | _ | 0x00 | - | R | |
| | 0 | TRMD | 0 | H0 | R/W | |

Bits 15-1 Reserved

Bit 0 TRMD

This bit selects the T16 operation mode.

1 (R/W): One-shot mode 0 (R/W): Repeat mode

For detailed information on the operation mode, refer to "Operations in One-shot Mode" and "Operations in Repeat Mode."

T16 Ch.n Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16_nCTL | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | PRUN | 0 | H0 | R/W | |
| | 7–2 | - | 0x00 | - | R | |
| | 1 | PRESET | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 PRUN

This bit starts/stops the timer.

1 (W): Start timer0 (W): Stop timer1 (R): Timer is running0 (R): Timer is idle

⁽Note 1) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

⁽Note 2) When the T16_nCLK.CLKSRC[1:0] bits are set to 0x3, EXCLm is selected for the channel with an event counter function or EXOSC is selected for other channels.

By writing 1 to this bit, the timer starts count operations. However, the T16_nCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to this bit stops count operations. When the counter stops due to a counter underflow in one-shot mode, this bit is automatically cleared to 0.

Bits 7-2 Reserved

Bit 1 PRESET

This bit presets the reload data stored in the T16_nTR register to the counter.

1 (W): Preset 0 (W): Ineffective

1 (R): Presetting in progress

0 (R): Presetting finished or normal operation

By writing 1 to this bit, the timer presets the T16_nTR register value to the counter. However, the T16_nCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. This bit retains 1 during presetting and is automatically cleared to 0 after presetting has finished.

Bit 0 MODEN

This bit enables the T16 Ch.n operations.

1 (R/W): Enable (Start supplying operating clock) 0 (R/W): Disable (Stop supplying operating clock)

T16 Ch.n Reload Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|------------------|------|----------|---------|-------|-----|---------|
| T16_ <i>n</i> TR | 15–0 | TR[15:0] | 0xffff | H0 | R/W | _ |

Bits 15-0 TR[15:0]

These bits are used to set the initial value to be preset to the counter.

The value set to this register will be preset to the counter when 1 is written to the T16_nCTL.PRESET bit or when the counter underflows.

Notes: • The T16_nTR register cannot be altered while the timer is running (T16_nCTL.PRUN bit = 1), as an incorrect initial value may be preset to the counter.

• When one-shot mode is set, the T16_nTR.TR[15:0] bits should be set to a value equal to or greater than 0x0001.

T16 Ch.n Counter Data Register

| Register name Bi | | Bit name | Initial | Reset | R/W | Remarks |
|------------------|------|----------|---------|-------|-----|---------|
| T16 <i>n</i> TC | 15–0 | TC[15:0] | 0xffff | H0 | R | _ |

Bits 15-0 TC[15:0]

The current counter value can be read out from these bits.

T16 Ch.n Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|-----------------------|
| T16_nINTF | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–1 | - | 0x00 | _ | R | |
| | 0 | UFIF | 0 | H0 | R/W | Cleared by writing 1. |

Bits 15-1 Reserved

Bit 0 UFIF

This bit indicates the T16 Ch.n underflow interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

T16 Ch.n Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16_nINTE | 15–8 | - | 0x00 | _ | R | _ |
| | 7–1 | - | 0x00 | - | R | |
| | 0 | UFIE | 0 | H0 | R/W | |

Bits 15-1 Reserved

Bit 0 UFIE

This bit enables T16 Ch.n underflow interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

 $\textbf{Note} \hbox{:} \ \, \text{To prevent generating unnecessary interrupts, the corresponding interrupt flag should be}$

cleared before enabling interrupts.

11 UART (UART3)

11.1 Overview

The UART3 is an asynchronous serial interface. The features of the UART3 are listed below.

- Includes a baud rate generator for generating the transfer clock.
- Supports 7- and 8-bit data length (LSB first).
- Odd parity, even parity, or non-parity mode is selectable.
- The start bit length is fixed at 1 bit.
- The stop bit length is selectable from 1 bit and 2 bits.
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error.
- Can generate receive buffer full (1 byte/2 bytes), transmit buffer empty, end of transmission, parity error, framing error, and overrun error interrupts.
- Input pin can be pulled up with an internal resistor.
- The output pin is configurable as an open-drain output.
- · Provides the carrier modulation output function.

Figure 11.1.1 shows the UART3 configuration.

Table 11.1.1 UART3 Channel Configuration of S1C17M12/M13




Figure 11.1.1 UART3 Configuration

11.2 Input/Output Pins and External Connections

11.2.1 List of Input/Output Pins

Table 11.2.1.1 lists the UART3 pins.

Table 11.2.1.1 List of UART3 Pins

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|----------------------------|
| USINn | I | I (Hi-Z) | UART3 Ch.n data input pin |
| USOUTn | 0 | O (High) | UART3 Ch.n data output pin |

^{*} Indicates the status when the pin is configured for the UART3.

If the port is shared with the UART3 pin and other functions, the UART3 input/output function must be assigned to the port before activating the UART3. For more information, refer to the "I/O Ports" chapter.

11.2.2 External Connections

Figure 11.2.2.1 shows a connection diagram between the UART3 in this IC and an external UART device.




Figure 11.2.2.1 Connections between UART3 and an External UART Device

11.2.3 Input Pin Pull-Up Function

The UART3 includes a pull-up resistor for the USINn pin. Setting the UAnMOD.PUEN bit to 1 enables the resistor to pull up the USINn pin.

11.2.4 Output Pin Open-Drain Output Function

The USOUTn pin supports the open-drain output function. Default configuration is a push-pull output and it is switched to an open-drain output by setting the UAnMOD.OUTMD bit to 1.

11.2.5 Input/Output Signal Inverting Function

The UART3 can invert the signal polarities of the USINn pin input and the USOUTn pin output by setting the UAn-MOD.INVRX bit and the UAnMOD.INVTX bit, respectively, to 1.

Note: Unless otherwise specified, this chapter shows input/output signals with non-inverted waveforms (UAnMOD.INVRX bit = 0, UAnMOD.INVTX bit =0).

11.3 Clock Settings

11.3.1 UART3 Operating Clock

When using the UART3 Ch.n, the UART3 Ch.n operating clock CLK UART3 n must be supplied to the UART3 Ch.n from the clock generator. The CLK_UART3_n supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following UAnCLK register bits:
 - UAnCLK.CLKSRC[1:0] bits (Clock source selection)
 - UAnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The UART3 operating clock should be selected so that the baud rate generator will be configured easily.

11.3.2 Clock Supply in SLEEP Mode

When using the UART3 during SLEEP mode, the UART3 operating clock CLK_UART3_n must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_UART3_n clock source.

11.3.3 Clock Supply in DEBUG Mode

The CLK_UART3_n supply during DEBUG mode should be controlled using the UAnCLK.DBRUN bit.

The CLK_UART3_n supply to the UART3 Ch.n is suspended when the CPU enters DEBUG mode if the UAnCLK. DBRUN bit = 0. After the CPU returns to normal mode, the CLK_UART3_n supply resumes. Although the UART3 Ch.n stops operating when the CLK_UART3_n supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the UAnCLK.DBRUN bit = 1, the CLK_UART3_n supply is not suspended and the UART3 Ch.n will keep operating in DEBUG mode.

11.3.4 Baud Rate Generator

The UART3 includes a baud rate generator to generate the transfer (sampling) clock. The transfer rate is determined by the UAnMOD.BRDIV, UAnBR.BRT[7:0], and UAnBR.FMD[3:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$bps = \frac{CLK_UART3}{\frac{BRT + 1}{BRDIV} + FMD}$$

$$BRT = BRDIV \times \left(\frac{CLK_UART3}{bps} - FMD\right) - 1$$
 (Eq. 11.1)

Where

bps: Transfer rate [bit/s]

CLK_UART3: UART3 operating clock frequency [Hz]

BRDIV: Baud rate division ratio (1/16 or 1/4) * Selected by the UAnMOD.BRDIV bit

BRT: UAnBR.BRT[7:0] setting value (0 to 255) FMD: UAnBR.FMD[3:0] setting value (0 to 15)

For the transfer rate range configurable in the UART3, refer to "UART Characteristics, Transfer baud rates UBRT1 and UBRT2" in the "Electrical Characteristics" chapter.

11.4 Data Format

The UART3 allows setting of the data length, stop bit length, and parity function. The start bit length is fixed at one bit

Data length

With the UAnMOD.CHLN bit, the data length can be set to seven bits (UAnMOD.CHLN bit = 0) or eight bits (UAnMOD.CHLN bit = 1).

Stop bit length

With the UAnMOD.STPB bit, the stop bit length can be set to one bit (UAnMOD.STPB bit = 0) or two bits (UAnMOD.STPB bit = 1).

Parity function

The parity function is configured using the UAnMOD.PREN and UAnMOD.PRMD bits.

Table 11.4.1 Parity Function Setting

| UAnMOD.PREN bit | UAnMOD.PRMD bit | Parity function |
|-----------------|-----------------|-----------------|
| 1 | 1 | Odd parity |
| 1 | 0 | Even parity |
| 0 | * | Non parity |

| UA | <i>n</i> MOD regis | ter | |
|----------|--------------------|----------|---|
| CHLN bit | STPB bit | PREN bit | |
| 0 | 0 | 0 | \ st \(D0 \) D1 \(D2 \) D3 \(D4 \) D5 \(D6 \) sp \\ |
| 0 | 0 | 1 | st (D0) D1) D2) D3) D4) D5) D6) p) sp \ |
| 0 | 1 | 0 | st (D0) D1) D2 (D3) D4) D5) D6) sp sp |
| 0 | 1 | 1 | st (D0) D1) D2) D3) D4) D5) D6) p) sp sp |
| 1 | 0 | 0 | st (D0) D1) D2) D3) D4) D5) D6) D7) sp |
| 1 | 0 | 1 | st (D0) D1) D2 (D3) D4) D5) D6) D7) p sp |
| 1 | 1 | 0 | st (D0) D1) D2) D3) D4) D5) D6) D7) sp sp |
| 1 | 1 | 1 | st (D0) D1) D2 (D3) D4) D5) D6) D7) p sp sp |

st: start bit, sp: stop bit, p: parity bit

Figure 11.4.1 Data Format

11.5 Operations

11.5.1 Initialization

The UART3 Ch.n should be initialized with the procedure shown below.

- 1. Assign the UART3 Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Set the UAnCLK.CLKSRC[1:0] and UAnCLK.CLKDIV[1:0] bits. (Configure operating clock)
- 3. Configure the following UAnMOD register bits:
 - UAnMOD.BRDIV bit (Select baud rate division ratio (1/16 or 1/4))
 - UAnMOD.INVRX bit (Enable/disable USINn input signal inversion)
 - UAnMOD.INVTX bit (Enable/disable USOUTn output signal inversion)
 - UAnMOD.PUEN bit (Enable/disable USINn pin pull-up)
 - UAnMOD.OUTMD bit (Enable/disable USOUTn pin open-drain output)
 - UAnMOD.IRMD bit (Enable/disable IrDA interface)
 - UAnMOD.CHLN bit (Set data length (7 or 8 bits))
 - UAnMOD.PREN bit (Enable/disable parity function)
 - UAnMOD.PRMD bit (Select parity mode (even or odd))
 - UAnMOD.STPB bit (Set stop bit length (1 or 2 bits))
 - UAnMOD.CAREN bit (Enable/disable carrier modulation function)
 - UAnMOD.PECAR bit (Select carrier modulation period (H data period/L data period))
- 4. Set the UAnBR.BRT[7:0] and UAnBR.FMD[3:0] bits. (Set transfer rate)
- 5. Set the UAnCAWF.CRPER[7:0] bits. (Set carrier cycle)
- 6. Set the following UAnCTL register bits:
 - Set the UAnCTL.SFTRST bit to 1. (Execute software reset)
 - Set the UAnCTL.MODEN bit to 1. (Enable UART3 Ch.n operations)
- 7. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the UAnINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the UAnINTE register to 1. * (Enable interrupts)
 - * The initial value of the UAnINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the UAnINTE.TBEIE bit is set to 1.

11.5.2 Data Transmission

A data sending procedure and the UART3 Ch.n operations are shown below. Figures 11.5.2.1 and 11.5.2.2 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Check to see if the UA*n*INTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the UAnTXD register.
- 3. Wait for a UART3 interrupt when using the interrupt.
- 4. Repeat Steps 1 to 3 (or 1 and 2) until the end of transmit data.

UART3 data sending operations

The UART3 Ch.n starts data sending operations when transmit data is written to the UAnTXD register.

The transmit data in the UAnTXD register is automatically transferred to the shift register and the UAnINTF. TBEIF bit is set to 1 (transmit buffer empty).

The USOUT*n* pin outputs a start bit and the UA*n*INTF.TBSY bit is set to 1 (transmit busy). The shift register data bits are then output successively from the LSB. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

Even if transmit data is being output from the USOUTn pin, the next transmit data can be written to the UAnTXD register after making sure the UAnINTF.TBEIF bit is set to 1.

If no transmit data remains in the UAnTXD register after the stop bit has been output from the USOUTn pin, the UAnINTF.TBSY bit is cleared to 0 and the UAnINTF.TENDIF bit is set to 1 (transmission completed).




Figure 11.5.2.1 Example of Data Sending Operations




Figure 11.5.2.2 Data Transmission Flowchart

11.5.3 Data Reception

A data receiving procedure and the UART3 Ch.n operations are shown below. Figures 11.5.3.1 and 11.5.3.2 show a timing chart and flowcharts, respectively.

Data receiving procedure (read by one byte)

- 1. Wait for a UART3 interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB1FIF bit is set to 1 (receive buffer one byte full).
- 3. Read the received data from the UAnRXD register.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.

Data receiving procedure (read by two bytes)

- 1. Wait for a UART3 interrupt when using the interrupt.
- 2. Check to see if the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).
- 3. Read the received data from the UAnRXD register twice.
- 4. Repeat Steps 1 to 3 (or 2 and 3) until the end of data reception.


UART3 data receiving operations

The UART3 Ch.n starts data receiving operations when a start bit is input to the USINn pin.

After the receive circuit has detected a low level as a start bit, it starts sampling the following data bits and loads the received data into the receive shift register. The UAnINTF.RBSY bit is set to 1 when the start bit is detected.

The UAnINTF.RBSY bit is cleared to 0 and the receive shift register data is transferred to the receive data buffer at the stop bit receive timing.

The receive data buffer consists of a 2-byte FIFO and receives data until it becomes full. When the receive data buffer receives the first data, it sets the UAnINTF.RB1FIF bit to 1 (receive buffer one byte full). If the second data is received without reading the first data, the UAnINTF.RB2FIF bit is set to 1 (receive buffer two bytes full).



(st: start bit, sp: stop bit, p: parity bit)

Figure 11.5.3.1 Example of Data Receiving Operations




Figure 11.5.3.2 Data Reception Flowcharts

11.5.4 IrDA Interface

This UART3 includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding simple external circuits.

Set the UAnMOD.IRMD bit to 1 to use the IrDA interface.

Data transfer control is identical to that for normal interface even if the IrDA interface function is enabled.




Figure 11.5.4.1 Example of Connections with an Infrared Communication Module

The transmit data output from the UART3 Ch.n transmit shift register is output from the USOUTn pin after the low pulse width is converted into 3/16 by the RZI modulator in SIR method.




Figure 11.5.4.2 IrDA Transmission Signal Waveform

The received IrDA signal is input to the RZI demodulator and the low pulse width is converted into the normal width before input to the receive shift register.



Figure 11.5.4.3 IrDA Receive Signal Waveform

Notes: • Set the baud rate division ratio to 1/16 when using the IrDA interface function.

The low pulse width (T2) of the IrDA signal input must be CLK_UART3 × 3 cycles or longer.

11.5.5 Carrier Modulation

The UART3 has a carrier modulation function.

Writing 1 to the UAnMOD.CAREN bit enables the carrier modulation function allowing carrier modulation waveforms to be output according to the UAnMOD.PECAR bit setting. Data transmit control is identical to that for normal interface even in this case.




Figure 11.5.5.1 Carrier Modulation Waveform (UAnMOD.CHLN = 1, UAnMOD.STPB = 0, UAnMOD.PREN = 1)

The carrier modulation output frequency is determined by the UAnCAWF.CRPER[7:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired frequency.

Carrier modulation output frequency =
$$\frac{\text{CLK_UART3}}{(\text{CRPER} + 1) \times 2} [\text{Hz}]$$
 (Eq. 11.2)

Where

CLK_UART3: UART3 operating clock frequency [Hz]

CRPER: UAnCAWF.CRPER[7:0] setting value (0 to 255)

11.6 Receive Errors

Three different receive errors, framing error, parity error, and overrun error, may be detected while receiving data. Since receive errors are interrupt causes, they can be processed by generating interrupts.

11.6.1 Framing Error

The UART3 determines loss of sync if a stop bit is not detected (when the stop bit is received as 0) and assumes that a framing error has occurred. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF.FEIF bit (framing error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register.

Note: Framing error/parity error interrupt flag set timings

These interrupt flags will be set after the data that encountered an error is transferred to the receive data buffer. Note, however, that the set timing depends on the buffer status at that point.

- When the receive data buffer is empty
 The interrupt flag will be set when the data that encountered an error is transferred to the receive data buffer.
- When the receive data buffer has a one-byte free space
 The interrupt flag will be set when the first data byte already loaded is read out after the data that encountered an error is transferred to the second byte entry of the receive data buffer.

11.6.2 Parity Error

If the parity function is enabled, a parity check is performed when data is received. The UART3 checks matching between the data received in the shift register and its parity bit, and issues a parity error if the result is a non-match. The received data that encountered an error is still transferred to the receive data buffer and the UAnINTF.PEIF bit (parity error interrupt flag) is set to 1 when the data becomes ready to read from the UAnRXD register (see the Note on framing error).

11.6.3 Overrun Error

If the receive data buffer is still full (two bytes of received data have not been read) when a data reception to the shift register has completed, an overrun error occurs as the data cannot be transferred to the receive data buffer. When an overrun error occurs, the UAnINTF.OEIF bit (overrun error interrupt flag) is set to 1.

11.7 Interrupts

The UART3 has a function to generate the interrupts shown in Table 11.7.1.

Table 11.7.1 UART3 Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|-------------------------------|----------------|---|---|
| End of transmission | UAnINTF.TENDIF | When the UAnINTF.TBEIF bit = 1 after the stop bit has been sent | Writing 1 or software reset |
| Framing error | UAnINTF.FEIF | Refer to the "Receive Errors." | Writing 1, reading received data that encountered an error, or software reset |
| Parity error | UAnINTF.PEIF | Refer to the "Receive Errors." | Writing 1, reading received data that encountered an error, or software reset |
| Overrun error | UAnINTF.OEIF | Refer to the "Receive Errors." | Writing 1 or software reset |
| Receive buffer two bytes full | UAnINTF.RB2FIF | When the second received data byte is loaded to the receive data buffer in which the first byte is already received | |
| Receive buffer one byte full | UAnINTF.RB1FIF | When the first received data byte is loaded to the emptied receive data buffer | Reading data to empty the receive data buffer or software reset |
| Transmit buffer empty | UAnINTF.TBEIF | When transmit data written to the transmit data buffer is transferred to the shift register | |

The UART3 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

11.8 Control Registers

UART3 Ch.n Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| UAnCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/W | |
| | 7–6 | _ | 0x0 | - | R | |
| | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | _ | 0x0 | - | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the UART3 operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the UART3 operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the UART3.

Table 11.8.1 Clock Source and Division Ratio Settings

| UAnCLK. | UAnCLK.CLKSRC[1:0] bits | | | | | | | |
|------------------|-------------------------|------|------|-------|--|--|--|--|
| | 0x0 | 0x1 | 0x2 | 0x3 | | | | |
| CLKDIV[1:0] bits | IOSC | OSC1 | OSC3 | EXOSC | | | | |
| 0x3 | 1/8 | 1/1 | 1/8 | 1/1 | | | | |
| 0x2 | 1/4 | | 1/4 | | | | | |
| 0x1 | 1/2 | | 1/2 | | | | | |
| 0x0 | 1/1 | | 1/1 | | | | | |

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The UAnCLK register settings can be altered only when the UAnCTL.MODEN bit = 0.

UART3 Ch.n Mode Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|----------|---------|-------|-----|---------|
| UAnMOD | 15–13 | _ | 0x0 | _ | R | _ |
| | 12 | PECAR | 0 | H0 | R/W | |
| | 11 | CAREN | 0 | H0 | R/W | |
| | 10 | BRDIV | 0 | H0 | R/W | |
| | 9 | INVRX | 0 | H0 | R/W | |
| | 8 | INVTX | 0 | H0 | R/W | |
| | 7 | - | 0 | - | R | |
| | 6 | PUEN | 0 | H0 | R/W | |
| | 5 | OUTMD | 0 | H0 | R/W | |
| | 4 | IRMD | 0 | H0 | R/W | |
| | 3 | CHLN | 0 | H0 | R/W | |
| | 2 | PREN | 0 | H0 | R/W | |
| | 1 | PRMD | 0 | H0 | R/W | |
| | 0 | STPB | 0 | H0 | R/W | |

Bits 15-13 Reserved

Bit 12 PECAR

This bit selects the carrier modulation period.

1 (R/W): Carrier modulation during H data period

0 (R/W): Carrier modulation during L data period

Bit 11 CAREN

This bit enables the carrier modulation function.

1 (R/W): Enable carrier modulation function

0 (R/W): Disable carrier modulation function

Bit 10 BRDIV

This bit sets the UART3 operating clock division ratio for generating the transfer (sampling) clock using the baud rate generator.

1 (R/W): 1/4 0 (R/W): 1/16

Bit 9 INVRX

This bit enables the USINn input inverting function.

1 (R/W): Enable input inverting function 0 (R/W): Disable input inverting function

Bit 8 INVTX

This bit enables the USOUT*n* output inverting function.

1 (R/W): Enable output inverting function 0 (R/W): Disable output inverting function

Bit 7 Reserved

Bit 6 PUEN

This bit enables pull-up of the USINn pin.

1 (R/W): Enable pull-up 0 (R/W): Disable pull-up

Bit 5 OUTMD

This bit sets the $USOUT_n$ pin output mode.

1 (R/W): Open-drain output 0 (R/W): Push-pull output

Bit 4 IRMD

This bit enables the IrDA interface function. 1 (R/W): Enable IrDA interface function 0 (R/W): Disable IrDA interface function

Bit 3 CHLN

This bit sets the data length.

1 (R/W): 8 bits 0 (R/W): 7 bits

Bit 2 PREN

This bit enables the parity function. 1 (R/W): Enable parity function 0 (R/W): Disable parity function

Bit 1 PRMD

This bit selects either odd parity or even parity when using the parity function.

1 (R/W): Odd parity 0 (R/W): Even parity

Bit 0 STPB

This bit sets the stop bit length.

1 (R/W): 2 bits 0 (R/W): 1 bit

Notes: • The UAnMOD register settings can be altered only when the UAnCTL.MODEN bit = 0.

• Do not set both the UAnMOD.IRMD and UAnMOD.CAREN bits simultaneously.

UART3 Ch.n Baud-Rate Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|----------|---------|-------|-----|---------|
| UAnBR | 15–12 | _ | 0x0 | _ | R | _ |
| | 11–8 | FMD[3:0] | 0x0 | H0 | R/W | |
| | 7–0 | BRT[7:0] | 0x00 | H0 | R/W | |

Bits 15-12 Reserved

Bits 11-8 FMD[3:0]

Bits 7-0 BRT[7:0]

These bits set the UART3 transfer rate. For more information, refer to "Baud Rate Generator."

Notes: • The UAnBR register settings can be altered only when the UAnCTL.MODEN bit = 0.

• Do not set the UAnBR.FMD[3:0] bits to a value other than 0 to 3 when the UAnMOD.BRDIV bit = 1.

UART3 Ch.n Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| UAnCTL | 15–8 | - | 0x00 | _ | R | _ |
| | 7–2 | _ | 0x00 | _ | R | |
| | 1 | SFTRST | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-2 Reserved

Bit 1 SFTRST

This bit issues software reset to the UART3.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the UART3 transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the UART3 operations.

1 (R/W): Enable UART3 operations (The operating clock is supplied.) 0 (R/W): Disable UART3 operations (The operating clock is stopped.)

Note: If the UAnCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the UAnCTL.MODEN bit to 1 again after that, be sure to write 1 to the UAnCTL.SFTRST bit as well.

UART3 Ch. *n* Transmit Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|-----------------|------|----------|---------|-------|-----|---------|
| UA <i>n</i> TXD | 15–8 | - | 0x00 | _ | R | _ |
| | 7–0 | TXD[7:0] | 0x00 | H0 | R/W | |

Bits 15-8 Reserved

Bits 7-0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the UAnINTF.TBEIF bit is set to 1 before writing data.

UART3 Ch.n Receive Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| UAnRXD | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | RXD[7:0] | 0x00 | H0 | R | |

Bits 15-8 Reserved

Bits 7-0 RXD[7:0]

The receive data buffer can be read through these bits. The receive data buffer consists of a 2-byte FIFO, and older received data is read first.

UART3 Ch.n Status and Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|----------|---------|-------|-----|-------------------------------------|
| UAnINTF | 15–10 | _ | 0x00 | _ | R | _ |
| | 9 | RBSY | 0 | H0/S0 | R | |
| | 8 | TBSY | 0 | H0/S0 | R | |
| | 7 | - | 0 | - | R | |
| | 6 | TENDIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | 5 | FEIF | 0 | H0/S0 | R/W | Cleared by writing 1 or reading the |
| | 4 | PEIF | 0 | H0/S0 | R/W | UAnRXD register. |
| | 3 | OEIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | 2 | RB2FIF | 0 | H0/S0 | R | Cleared by reading the UAnRXD reg- |
| | 1 | RB1FIF | 0 | H0/S0 | R | ister. |
| | 0 | TBEIF | 1 | H0/S0 | R | Cleared by writing to the UAnTXD |
| | | | | | | register. |

Bits 15-10 Reserved

Bit 9 RBSY

This bit indicates the receiving status. (See Figure 11.5.3.1.)

1 (R): During receiving

0 (R): Idle

Bit 8 TBSY

This bit indicates the sending status. (See Figure 11.5.2.1.)

1 (R): During sending

0 (R): Idle

Bit 7 Reserved

Bit 6 TENDIF

Bit 5 FEIF

Bit 4 PEIF

Bit 3 OEIF

Bit 2 RB2FIF

Bit 1 RB1FIF

Bit 0 TBEIF

These bits indicate the UART3 interrupt cause occurrence status.

1 (R): Cause of interrupt occurred

0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

UAnINTF.TENDIF bit: End-of-transmission interrupt UAnINTF.FEIF bit: Framing error interrupt

UAnINTF.PEIF bit: Parity error interrupt
UAnINTF.OEIF bit: Overrun error interrupt

UAnINTF.RB2FIF bit: Receive buffer two bytes full interrupt UAnINTF.RB1FIF bit: Receive buffer one byte full interrupt UAnINTF.TBEIF bit: Transmit buffer empty interrupt

UART3 Ch. *n* Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| UAnINTE | 15–8 | _ | 0x00 | - | R | _ |
| | 7 | _ | 0 | - | R | |
| | 6 | TENDIE | 0 | H0 | R/W | |
| | 5 | FEIE | 0 | H0 | R/W | |
| | 4 | PEIE | 0 | H0 | R/W | |
| | 3 | OEIE | 0 | H0 | R/W | |
| | 2 | RB2FIE | 0 | H0 | R/W | |
| | 1 | RB1FIE | 0 | H0 | R/W | |
| | 0 | TBEIE | 0 | H0 | R/W | |

Bits 15-7 Reserved

Bit 6 TENDIE
Bit 5 FEIE
Bit 4 PEIE
Bit 3 OEIE
Bit 2 RB2FIE
Bit 1 RB1FIE
Bit 0 TBEIE

These bits enable UART3 interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

UAnINTE.TENDIE bit: End-of-transmission interrupt
UAnINTE.FEIE bit: Framing error interrupt
UAnINTE.PEIE bit: Parity error interrupt
UAnINTE.OEIE bit: Overrun error interrupt

UAnINTE.RB2FIE bit: Receive buffer two bytes full interrupt UAnINTE.RB1FIE bit: Receive buffer one byte full interrupt UAnINTE.TBEIE bit: Transmit buffer empty interrupt

UART3 Ch.n Carrier Waveform Register

| | | | - 3 | | | |
|---------------|------|------------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| UAnCAWF | 15–8 | - | 0x00 | _ | R | _ |
| | 7–0 | CRPER[7:0] | 0x00 | H0 | R/W | |

Bits 15-8 Reserved

Bits 7-0 CRPER[7:0]

These bits set the carrier modulation output frequency. For more information, refer to "Carrier Modulation."

12 Synchronous Serial Interface (SPIA)

12.1 Overview

SPIA is a synchronous serial interface. The features of SPIA are listed below.

- · Supports both master and slave modes.
- Data length: 2 to 16 bits programmable
- Either MSB first or LSB first can be selected for the data format.
- Clock phase and polarity are configurable.
- · Supports full-duplex communications.
- · Includes separated transmit data buffer and receive data buffer registers.
- Can generate receive buffer full, transmit buffer empty, end of transmission, and overrun interrupts.
- Master mode allows use of a 16-bit timer to set baud rate.
- Slave mode is capable of being operated with the external input clock SPICLKn only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an SPIA interrupt.
- Input pins can be pulled up/down with an internal resistor.

Figure 12.1.1 shows the SPIA configuration.

Table 12.1.1 SPIA Channel Configuration of S1C17M12/M13

| | · · · · · · · · · · · · · · · · · · · | | | | | |
|----------------------|---------------------------------------|-------------------------------------|--|--|--|--|
| Item | S1C17M12 | S1C17M13 | | | | |
| Number of channels | 2 channels (C | 2 channels (Ch.0 and Ch.1) | | | | |
| Internal clock input | Ch.0 ← 16-bit timer Ch.1 | | | | | |
| | Ch 1 ← 16-h | Ch 1 \leftarrow 16-hit timer Ch 2 | | | | |




Figure 12.1.1 SPIA Configuration

12.2 Input/Output Pins and External Connections

12.2.1 List of Input/Output Pins

Table 12.2.1.1 lists the SPIA pins.

Table 12.2.1.1 List of SPIA Pins

| Pin name | I/O* | Initial status* | Function |
|----------|-----------|-----------------|---|
| SDIn | I | I (Hi-Z) | SPIA Ch.n data input pin |
| SDOn | O or Hi-Z | Hi-Z | SPIA Ch.n data output pin |
| SPICLKn | I or O | I (Hi-Z) | SPIA Ch.n external clock input/output pin |
| #SPISSn | I | I (Hi-Z) | SPIA Ch.n slave select signal input pin |

^{*} Indicates the status when the pin is configured for SPIA.

If the port is shared with the SPIA pin and other functions, the SPIA input/output function must be assigned to the port before activating SPIA. For more information, refer to the "I/O Ports" chapter.

12.2.2 External Connections

SPIA operates in master mode or slave mode. Figures 12.2.2.1 and 12.2.2.2 show connection diagrams between SPIA in each mode and external SPI devices.




Figure 12.2.2.1 Connections between SPIA in Master Mode and External SPI Slave Devices




Figure 12.2.2.2 Connections between SPIA in Slave Mode and External SPI Master Device

12.2.3 Pin Functions in Master Mode and Slave Mode

The pin functions are changed according to the master or slave mode selection. The differences in pin functions between the modes are shown in Table 12.2.3.1.

Table 12.2.3.1 Pin Function Differences between Modes

| Pin | Function in master mode | Function in slave mode |
|------|----------------------------------|--|
| SDIn | Always placed | into input state. |
| SDOn | Always placed into output state. | This pin is placed into output state while a low level is applied to the #SPISSn pin or placed into Hi-Z state while a high level is applied to the #SPISSn pin. |
| | , , , , | Inputs an external SPI clock. Clock polarity and phase can be designated according to the input clock. |
| | ' | Applying a low level to the #SPISSn pin enables SPIA to transmit/receive data. While a high level is applied to this pin, SPIA is not selected as a slave device. Data input to the SDIn pin and the clock input to the SPICLKn pin are ignored. When a high level is applied, the transmit/receive bit count is cleared to 0 and the already received bits are discarded. |

12.2.4 Input Pin Pull-Up/Pull-Down Function

The SPIA input pins (SDIn in master mode or SDIn, SPICLKn, and #SPISSn pins in slave mode) have a pull-up or pull-down function as shown in Table 12.2.4.1. This function is enabled by setting the SPInMOD.PUEN bit to 1.

Table 12.2.4.1 Pull-Up or Pull-Down of Input Pins

| | · | • |
|-----------------|-------------|---------------------------------|
| Pin | Master mode | Slave mode |
| SDIn | Pull-up | Pull-up |
| SPICLK <i>n</i> | _ | SPInMOD.CPOL bit = 1: Pull-up |
| | | SPInMOD.CPOL bit = 0: Pull-down |
| #SPISSn | _ | Pull-up |

12.3 Clock Settings

12.3.1 SPIA Operating Clock

Operating clock in master mode

In master mode, the SPIA operating clock is supplied from the 16-bit timer. The following two options are provided for the clock configuration.

Use the 16-bit timer operating clock without dividing

By setting the SPInMOD.NOCLKDIV bit to 1, the operating clock CLK_T16_m, which is configured by selecting a clock source and a division ratio, for the 16-bit timer channel corresponding to the SPIA channel is input to SPIA as CLK_SPIAn. Since this clock is also used as the SPI clock SPICLKn without changing, the CLK_SPIAn frequency becomes the baud rate.

To supply CLK_SPIAn to SPIA, the 16-bit timer clock source must be enabled in the clock generator. It does not matter how the T16_mCTL.MODEN and T16_mCTL.PRUN bits of the corresponding 16-bit timer channel are set (1 or 0).

When setting this mode, the timer function of the corresponding 16-bit timer channel may be used for another purpose.

Use the 16-bit timer as a baud rate generator

By setting the SPInMOD.NOCLKDIV bit to 0, SPIA inputs the underflow signal generated by the corresponding 16-bit timer channel and converts it to the SPICLKn. The 16-bit timer must be run with an appropriate reload data set. The SPICLKn frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below.

$$fspiclk = \frac{fclk_spia}{2 \times (RLD + 1)} \qquad RLD = \frac{fclk_spia}{fspiclk \times 2} - 1 \qquad (Eq. 12.1)$$

Where

fSPICLK: SPICLK*n* frequency [Hz] (= baud rate [bps]) fCLK_SPIA: SPIA operating clock frequency [Hz] RLD: 16-bit timer reload data value

RLD: 16-bit timer reload data value

For controlling the 16-bit timer, refer to the "16-bit Timers" chapter.

Operating clock in slave mode

SPIA set in slave mode operates with the clock supplied from the external SPI master to the SPICLK*n* pin. The 16-bit timer channel (including the clock source selector and the divider) corresponding to the SPIA channel is not used. Furthermore, the SPI*n*MOD.NOCLKDIV bit setting becomes ineffective.

SPIA keeps operating using the clock supplied from the external SPI master even if all the internal clocks halt during SLEEP mode, so SPIA can receive data and can generate receive buffer full interrupts.

12.3.2 Clock Supply in DEBUG Mode

In master mode, the operating clock supply during DEBUG mode should be controlled using the T16_mCLK.DB-RUN bit.

The CLK_T16_m supply to SPIA Ch.n is suspended when the CPU enters DEBUG mode if the T16_mCLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK_T16_m supply resumes. Although SPIA Ch.n stops operating when the CLK_T16_m supply is suspended, the output pins and registers retain the status before DEBUG mode was entered. If the T16_mCLK.DBRUN bit = 1, the CLK_T16_m supply is not suspended and SPIA Ch.n will keep operating in DEBUG mode.

SPIA in slave mode operates with the external SPI master clock input from the SPICLK*n* pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

12.3.3 SPI Clock (SPICLKn) Phase and Polarity

The SPICLK*n* phase and polarity can be configured separately using the SPI*n*MOD.CPHA bit and the SPI*n*MOD. CPOL bit, respectively. Figure 12.3.3.1 shows the clock waveform and data input/output timing in each setting.




Figure 12.3.3.1 SPI Clock Phase and Polarity (SPInMOD.LSBFST bit = 0, SPInMOD.CHLN[3:0] bits = 0x7)

12.4 Data Format

The SPIA data length can be selected from 2 bits to 16 bits by setting the SPInMOD.CHLN[3:0] bits. The input/output permutation is configurable to MSB first or LSB first using the SPInMOD.LSBFST bit. Figure 12.4.1 shows a data format example when the SPInMOD.CHLN[3:0] bits = 0x7, the SPInMOD.CPOL bit = 0 and the SPInMOD. CPHA bit = 0.




Figure 12.4.1 Data Format Selection Using the SPInMOD.LSBFST Bit (SPInMOD.CHLN[3:0] bits = 0x7, SPInMOD.CPOL bit = 0, SPInMOD.CPHA bit = 0)

12.5 Operations

12.5.1 Initialization

SPIA Ch.*n* should be initialized with the procedure shown below.

- 1. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to SPIA Ch.n.
- 2. Configure the following SPInMOD register bits:
 - SPInMOD.PUEN bit (Enable input pin pull-up/down)
 SPInMOD.NOCLKDIV bit (Select master mode operating clock)

SPInMOD.LSBFST bit (Select MSB first/LSB first)
 SPInMOD.CPHA bit (Select clock phase)
 SPInMOD.CPOL bit (Select clock polarity)
 SPInMOD.MST bit (Select master/slave mode)

- 3. Assign the SPIA Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 4. Set the following SPInCTL register bits:
 - Set the SPInCTL.SFTRST bit to 1. (Execute software reset)
 - Set the SPInCTL.MODEN bit to 1. (Enable SPIA Ch.n operations)
- 5. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the SPInINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the SPI*n*INTE register to 1. * (Enable interrupts)
 - * The initial value of the SPInINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the SPInINTE.TBEIE bit is set to 1.

12.5.2 Data Transmission in Master Mode

A data sending procedure and operations in master mode are shown below. Figures 12.5.2.1 and 12.5.2.2 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write transmit data to the SPInTXD register.

- 4. Wait for an SPIA interrupt when using the interrupt.
- 5. Repeat Steps 2 to 4 (or 2 and 3) until the end of transmit data.
- 6. Negate the slave select signal by controlling the general-purpose output port (if necessary).

Data sending operations

SPIA Ch.n starts data sending operations when transmit data is written to the SPInTXD register.

The transmit data in the SPInTXD register is automatically transferred to the shift register and the SPInINTF. TBEIF bit is set to 1. If the SPInINTE.TBEIE bit = 1 (transmit buffer empty interrupt enabled), a transmit buffer empty interrupt occurs at the same time.

The SPICLK*n* pin outputs clocks of the number of the bits specified by the SPI*n*MOD.CHLN[3:0] bits and the transmit data bits are output in sequence from the SDO*n* pin in sync with these clocks.

Even if the clock is being output from the SPICLKn pin, the next transmit data can be written to the SPInTXD register after making sure the SPInINTF.TBEIF bit is set to 1.

If transmit data has not been written to the SPInTXD register after the last clock is output from the SPIcLKn pin, the clock output halts and the SPInINTF.TENDIF bit is set to 1. At the same time SPIA issues an end-of-transmission interrupt request if the SPInINTE.TENDIE bit = 1.




Figure 12.5.2.1 Example of Data Sending Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.2.2 Data Transmission Flowchart in Master Mode

12.5.3 Data Reception in Master Mode

A data receiving procedure and operations in master mode are shown below. Figures 12.5.3.1 and 12.5.3.2 show a timing chart and flowcharts, respectively.

Data receiving procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write dummy data (or transmit data) to the SPInTXD register.
- 4. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 5. Write dummy data (or transmit data) to the SPInTXD register.
- 6. Wait for a receive buffer full interrupt (SPInINTF.RBFIF bit = 1).
- 7. Read the received data from the SPInRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Negate the slave select signal by controlling the general-purpose output port (if necessary).

Note: To perform continuous data reception without stopping SPICLK*n*, Steps 7 and 5 operations must be completed within the SPICLK*n* cycles equivalent to "Data bit length - 1" after Step 6.

Data receiving operations

SPIA Ch.n starts data receiving operations simultaneously with data sending operations when transmit data (may be dummy data if data transmission is not required) is written to the SPInTXD register.

The SPICLKn pin outputs clocks of the number of the bits specified by the SPInMOD.CHLN[3:0] bits. The transmit data bits are output in sequence from the SDOn pin in sync with these clocks and the receive data bits input from the SDIn pin are shifted into the shift register.

When the last clock is output from the SPICLKn pin and receive data bits are all shifted into the shift register, the received data is transferred to the receive data buffer and the SPInINTF.RBFIF bit is set to 1. At the same time SPIA issues a receive buffer full interrupt request if the SPInINTE.RBFIE bit = 1. After that, the received data in the receive data buffer can be read through the SPInRXD register.

Note: If data of the number of the bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.




Figure 12.5.3.1 Example of Data Receiving Operations in Master Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.3.2 Data Reception Flowcharts in Master Mode

12.5.4 Terminating Data Transfer in Master Mode

A procedure to terminate data transfer in master mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPInINTF.TENDIF bit = 1).
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.
- 3. Stop the 16-bit timer to disable the clock supply to SPIA Ch.n.

12.5.5 Data Transfer in Slave Mode

A data sending/receiving procedure and operations in slave mode are shown below. Figures 12.5.5.1 and 12.5.5.2 show a timing chart and flowcharts, respectively.

Data sending procedure

- 1. Check to see if the SPInINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the SPInTXD register.
- 3. Wait for a transmit buffer empty interrupt (SPInINTF.TBEIF bit = 1).
- 4. Repeat Steps 2 and 3 until the end of transmit data.

Note: Transmit data must be written to the SPInTXD register after the SPInINTF.TBEIF bit is set to 1 by the time the sending SPInTXD register data written is completed. If no transmit data is written during this period, the data bits input from the SDIn pin are shifted and output from the SDOn pin without being modified.

Data receiving procedure

- 1. Wait for a receive buffer full interrupt (SPInINTF.RBFIF bit = 1).
- 2. Read the received data from the SPInRXD register.
- 3. Repeat Steps 1 and 2 until the end of data reception.

Data transfer operations

The following shows the slave mode operations different from master mode:

- Slave mode operates with the SPI clock supplied from the external SPI master to the SPICLK*n* pin.

 The data transfer rate is determined by the SPICLK*n* frequency. It is not necessary to control the 16-bit timer.
- SPIA can operate as a slave device only when the slave select signal input from the external SPI master to the #SPISSn pin is set to the active (low) level.
 - If #SPISSn = high, the software transfer control, the SPICLKn pin input, and the SDIn pin input are all ineffective. If the #SPISSn signal goes high during data transfer, the transfer bit counter is cleared and data in the shift register is discarded.
- Slave mode starts data transfer when SPICLKn is input from the external SPI master after the #SPISSn signal is asserted. Writing transmit data is not a trigger to start data transfer. Therefore, it is not necessary to write dummy data to the transmit data buffer when performing data reception only.
- Data transmission/reception can be performed even in SLEEP mode, it makes it possible to wake the CPU up using an SPIA interrupt.

Other operations are the same as master mode.

- **Notes:** If data of the number of bits specified by the SPInMOD.CHLN[3:0] bits is received when the SPInINTF.RBFIF bit is set to 1, the SPInRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPInINTF.OEIF bit is set.
 - When the clock for the first bit is input from the SPICLKn pin, SPIA starts sending the data currently stored in the shift register even if the SPInINTF.TBEIF bit is set to 1.




Figure 12.5.5.1 Example of Data Transfer Operations in Slave Mode (SPInMOD.CHLN[3:0] bits = 0x7)




Figure 12.5.5.2 Data Transfer Flowcharts in Slave Mode

12.5.6 Terminating Data Transfer in Slave Mode

A procedure to terminate data transfer in slave mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPInINTF.TENDIF bit = 1). Or determine end of transfer via the received data.
- 2. Set the SPInCTL.MODEN bit to 0 to disable the SPIA Ch.n operations.

12.6 Interrupts

SPIA has a function to generate the interrupts shown in Table 12.6.1.

Table 12.6.1 SPIA Interrupt Function


| Interrupt | Interrupt flag | Set condition | Clear condition |
|-----------------------|-----------------|--|-------------------|
| End of transmission | SPInINTF.TENDIF | When the SPInINTF.TBEIF bit = 1 after data of | Writing 1 |
| | | the specified bit length (defined by the SPInMOD. | - |
| | | CHLN[3:0] bits) has been sent | |
| Receive buffer full | SPInINTF.RBFIF | When data of the specified bit length is received and | Reading the SPIn- |
| | | the received data is transferred from the shift register | RXD register |
| | | to the received data buffer | |
| Transmit buffer empty | SPInINTF.TBEIF | When transmit data written to the transmit data buf- | Writing to the |
| | | fer is transferred to the shift register | SPInTXD register |
| Overrun error | SPInINTF.OEIF | When the receive data buffer is full (when the re- | Writing 1 |
| | | ceived data has not been read) at the point that re- | |
| | | ceiving data to the shift register has completed | |

SPIA provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

The SPInINTF register also contains the BSY bit that indicates the SPIA operating status.

Figure 12.6.1 shows the SPInINTF.BSY and SPInINTF.TENDIF bit set timings.





Slave mode




Figure 12.6.1 SPInINTF.BSY and SPInINTF.TENDIF Bit Set Timings (when SPInMOD.CHLN[3:0] bits = 0x7)

12.7 Control Registers

SPIA Ch.n Mode Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|---------|
| SPInMOD | 15–12 | _ | 0x0 | _ | R | _ |
| | 11–8 | CHLN[3:0] | 0x7 | H0 | R/W | |
| | 7–6 | - | 0x0 | - | R | |
| | 5 | PUEN | 0 | H0 | R/W | |
| | 4 | NOCLKDIV | 0 | H0 | R/W | |
| | 3 | LSBFST | 0 | H0 | R/W | |
| | 2 | CPHA | 0 | H0 | R/W | |
| | 1 | CPOL | 0 | H0 | R/W | |
| | 0 | MST | 0 | H0 | R/W | |

Bits 15-12 Reserved

Bits 11-8 CHLN[3:0]

These bits set the bit length of transfer data.

| Table 12.7.1 Data Bit Length Settings | Table 12.7.1 | Data E | 3it Lenath | Settinas |
|---------------------------------------|--------------|--------|------------|----------|
|---------------------------------------|--------------|--------|------------|----------|

| SPInMOD.CHLN[3:0] bits | Data bit length |
|------------------------|--------------------|
| 0xf | 16 bits |
| 0xe | 15 bits |
| 0xd | 14 bits |
| 0xc | 13 bits |
| 0xb | 12 bits |
| 0xa | 11 bits |
| 0x9 | 10 bits |
| 0x8 | 9 bits |
| 0x7 | 8 bits |
| 0x6 | 7 bits |
| 0x5 | 6 bits |
| 0x4 | 5 bits |
| 0x3 | 4 bits |
| 0x2 | 3 bits |
| 0x1 | 2 bits |
| 0x0 | Setting prohibited |

Bits 7-6 Reserved

Bit 5 PUFN

This bit enables pull-up/down of the input pins.

1 (R/W): Enable pull-up/down 0 (R/W): Disable pull-up/down

For more information, refer to "Input Pin Pull-Up/Pull-Down Function."

Bit 4 NOCLKDIV

This bit selects SPICLKn in master mode. This setting is ineffective in slave mode.

1 (R/W): SPICLK*n* frequency = CLK_SPIA*n* frequency (= 16-bit timer operating clock frequency)

0 (R/W): SPICLK*n* frequency = 16-bit timer output frequency / 2

For more information, refer to "SPIA Operating Clock."

Bit 3 LSBFST

This bit configures the data format (input/output permutation).

1 (R/W): LSB first 0 (R/W): MSB first

Bit 2 CPHA Bit 1 CPOL

These bits set the SPI clock phase and polarity. For more information, refer to "SPI Clock (SPICLKn) Phase and Polarity."

Bit 0 MST

This bit sets the SPIA operating mode (master mode or slave mode).

1 (R/W): Master mode 0 (R/W): Slave mode

Note: The SPInMOD register settings can be altered only when the SPInCTL.MODEN bit = 0.

SPIA Ch.n Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| SPInCTL | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–2 | _ | 0x00 | - | R | |
| | 1 | SFTRST | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-2 Reserved

Bit 1 SFTRST

This bit issues software reset to SPIA.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the SPIA shift register and transfer bit counter. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the SPIA operations.

1 (R/W): Enable SPIA operations (In master mode, the operating clock is supplied.) 0 (R/W): Disable SPIA operations (In master mode, the operating clock is stopped.)

Note: If the SPInCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the SPInCTL.MODEN bit to 1 again after that, be sure to write 1 to the SPInCTL.SFTRST bit as well.

SPIA Ch.n Transmit Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-----------|---------|-------|-----|---------|
| SPInTXD | 15–0 | TXD[15:0] | 0x0000 | H0 | R/W | _ |

Bits 15-0 TXD[15:0]

Data can be written to the transmit data buffer through these bits.

In master mode, writing to these bits starts data transfer.

Transmit data can be written when the SPInINTF.TBEIF bit = 1 regardless of whether data is being output from the SDOn pin or not.

Note that the upper data bits that exceed the data bit length configured by the SPInMOD.CHLN[3:0] bits will not be output from the SDOn pin.

Note: Be sure to avoid writing to the SPI*n*TXD register when the SPI*n*INTF.TBEIF bit = 0. Otherwise, transfer data cannot be guaranteed.

SPIA Ch.n Receive Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-----------|---------|-------|-----|---------|
| SPInRXD | 15–0 | RXD[15:0] | 0x0000 | H0 | R | _ |

Bits 15-0 RXD[15:0]

The receive data buffer can be read through these bits. Received data can be read when the SPI*n*INTF. RBFIF bit = 1 regardless of whether data is being input from the SDI*n* pin or not. Note that the upper bits that exceed the data bit length configured by the SPI*n*MOD.CHLN[3:0] bits become 0.

Note: The SPInRXD.RXD[15:0] bits are cleared to 0x0000 when 1 is written to the SPInCTL.MODEN bit or the SPInCTL.SFTRST bit.

SPIA Ch.n Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------------------------|
| SPInINTF | 15–8 | _ | 0x00 | - | R | _ |
| | 7 | BSY | 0 | H0 | R | |
| | 6–4 | - | 0x0 | - | R | |
| | 3 | OEIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | 2 | TENDIF | 0 | H0/S0 | R/W | |
| | 1 | RBFIF | 0 | H0/S0 | R | Cleared by reading the |
| | | | | | | SPInRXD register. |
| | 0 | TBEIF | 1 | H0/S0 | R | Cleared by writing to the |
| | | | | | | SPInTXD register. |

12 SYNCHRONOUS SERIAL INTERFACE (SPIA)

Bits 15-8 Reserved

Bit 7 BSY

This bit indicates the SPIA operating status.

1 (R): Transmit/receive busy (master mode), #SPISSn = Low level (slave mode)

0 (R): Idle

Bits 6-4 Reserved

Bit 3 OEIF Bit 2 TENDIF Bit 1 RBFIF Bit 0 TBEIF

These bits indicate the SPIA interrupt cause occurrence status.

1 (R): Cause of interrupt occurred
0 (R): No cause of interrupt occurred
1 (W): Clear flag (OEIF, TENDIF)

0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

SPInINTF.OEIF bit: Overrun error interrupt
SPInINTF.TENDIF bit: End-of-transmission interrupt
SPInINTF.RBFIF bit: Receive buffer full interrupt
SPInINTF.TBEIF bit: Transmit buffer empty interrupt

SPIA Ch.n Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| SPInINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–4 | - | 0x0 | - | R | |
| | 3 | OEIE | 0 | H0 | R/W | |
| | 2 | TENDIE | 0 | H0 | R/W | |
| | 1 | RBFIE | 0 | H0 | R/W | |
| | 0 | TBEIE | 0 | H0 | R/W | |

Bits 15-4 Reserved

Bit 3 OEIE
Bit 2 TENDIE
Bit 1 RBFIE
Bit 0 TBEIE

These bits enable SPIA interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

SPInINTE.OEIE bit: Overrun error interrupt
SPInINTE.TENDIE bit: End-of-transmission interrupt
SPInINTE.RBFIE bit: Receive buffer full interrupt
SPInINTE.TBEIE bit: Transmit buffer empty interrupt

13 I²C (I2C)

13.1 Overview

The I2C is a subset of the I²C bus interface. The features of the I2C are listed below.

- Functions as an I²C bus master (single master) or a slave device.
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s).
- Supports 7-bit and 10-bit address modes.
- · Supports clock stretching.
- Includes a baud rate generator for generating the clock in master mode.
- No clock source is required to run the I2C in slave mode, as it can run with the I2C bus signals only.
- Slave mode is capable of being operated in SLEEP mode allowing wake-up by an interrupt when an address
 match is detected.
- · Master mode supports automatic bus clear sending function.
- Can generate receive buffer full, transmit buffer empty, and other interrupts.

Figure 13.1.1 shows the I2C configuration.

Table 13.1.1 I2C Channel Configuration of S1C17M12/M13




Figure 13.1.1 I2C Configuration

13.2 Input/Output Pins and External Connections

13.2.1 List of Input/Output Pins

Table 13.2.1.1 lists the I2C pins.

Table 13.2.1.1 List of I2C Pins

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|---|
| SDAn | I/O | I | I ² C bus serial data input/output pin |
| SCLn | I/O | I | I ² C bus clock input/output pin |

^{*} Indicates the status when the pin is configured for the I2C.

If the port is shared with the I2C pin and other functions, the I2C input/output function must be assigned to the port before activating the I2C. For more information, refer to the "I/O Ports" chapter.

13.2.2 External Connections

Figure 13.2.2.1 shows a connection diagram between the I2C in this IC and external I2C devices.

The serial data (SDA) and serial clock (SCL) lines must be pulled up with an external resistor.

When the I2C is set into master mode, one or more slave devices that have a unique address may be connected to the I2C bus. When the I2C is set into slave mode, one or more master and slave devices that have a unique address may be connected to the I2C bus




Figure 13.2.2.1 Connections between I2C and External I2C Devices

Notes: • The SDA and SCL lines must be pulled up to a VDD of this IC or lower voltage. However, if the I2C input/output ports are configured with the over voltage tolerant fail-safe type I/O, these lines can be pulled up to a voltage exceeding the VDD of this IC but within the recommended operating voltage range of this IC.

- The internal pull-up resistors for the I/O ports cannot be used for pulling up SDA and SCL.
- When the I2C is set into master mode, no other master device can be connected to the I2C bus.

13.3 Clock Settings

13.3.1 I2C Operating Clock

Master mode operating clock

When using the I2C Ch.*n* in master mode, the I2C Ch.*n* operating clock CLK_I2C*n* must be supplied to the I2C Ch.*n* from the clock generator. The CLK_I2C*n* supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following I2CnCLK register bits:
 - I2CnCLK.CLKSRC[1:0] bits (Clock source selection)
 - I2CnCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

When using the I2C in master mode during SLEEP mode, the I2C Ch.n operating clock CLK_I2Cn must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_I2Cn clock source.

The I2C operating clock should be selected so that the baud rate generator will be configured easily.

Slave mode operating clock

The I2C set to slave mode uses the SCL supplied from the I2C master as its operating clock. The clock setting by the I2CnCLK register is ineffective.

The I2C keeps operating using the clock supplied from the external I²C master even if all the internal clocks halt during SLEEP mode, so the I2C can receive data and can generate receive buffer full interrupts.

13.3.2 Clock Supply in DEBUG Mode

In master mode, the CLK_I2Cn supply during DEBUG mode should be controlled using the I2CnCLK.DBRUN bit. The CLK_I2Cn supply to the I2C Ch.n is suspended when the CPU enters DEBUG mode if the I2CnCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_I2Cn supply resumes. Although the I2C Ch.n stops operating when the CLK_I2Cn supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the I2CnCLK.DBRUN bit = 1, the CLK_I2Cn supply is not suspended and the I2C Ch.n will keep operating in DEBUG mode.

In slave mode, the I2C Ch.n operates with the external I²C master clock input from the SCLn pin regardless of whether the CPU is placed into DEBUG mode or normal mode.

13.3.3 Baud Rate Generator

The I2C includes a baud rate generator to generate the serial clock SCL used in master mode. The I2C set to slave mode does not use the baud rate generator, as it operates with the serial clock input from the SCLn pin.

Setting data transfer rate (for master mode)

The transfer rate is determined by the I2CnBR.BRT[6:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$bps = \frac{fcl_{L12Cn}}{(BRT + 3) \times 2} - 3$$
 (Eq. 13.1)

Where

bps: Data transfer rate [bit/s]

fclk_i2Cn: I2C operating clock frequency [Hz]

BRT: I2CnBR.BRT[6:0] bits setting value (1 to 127)

* The equations above do not include SCL rising/falling time and delay time by clock stretching (see Figure 13.3.3.1).

Note: The I²C bus transfer rate is limited to 100 kbit/s in standard mode or 400 kbit/s in fast mode. Do not set a transfer rate exceeding the limit.

Baud rate generator clock output and operations for supporting clock stretching

Figure 13.3.3.1 shows the clock generated by the baud rate generator and the clock waveform on the I²C bus.




Figure 13.3.3.1 Baud Rate Generator Output Clock and SCLn Output Waveform

The baud rate generator output clock SCLO is compared with the SCLn pin status and the results are returned to the baud rate generator. If a mismatch has occurred between SCLO and SCLn pin levels, the baud rate generator suspends counting. This extends the clock to control data transfer during the SCL signal rising/falling period and clock stretching period in which SCL is fixed at low by a slave device.

13.4 Operations

13.4.1 Initialization

The I2C Ch.n should be initialized with the procedure shown below.

When using the I2C in master mode

- 1. Configure the operating clock and the baud rate generator using the I2CnCLK and I2CnBR registers.
- 2. Assign the I2C Ch.n input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 3. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CnINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2C*n*INTE register to 1. (Enable interrupts)
- 4. Set the following I2CnCTL register bits:
 - Set the I2CnCTL.MST bit to 1. (Set master mode)
 - Set the I2CnCTL.SFTRST bit to 1. (Execute software reset)
 - Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations)

When using the I2C in slave mode

- 1. Set the following I2CnMOD register bits:
 - I2CnMOD.OADR10 bit (Set 10/7-bit address mode)
 - I2CnMOD.GCEN bit (Enable response to general call address)
- 2. Set its own address to the I2CnOADR.OADR[9:0] (or OADR[6:0]) bits.
- 3. Assign the I2C Ch.*n* input/output function to the ports. (Refer to the "I/O Ports" chapter.)
- 4. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CnINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2CnINTE register to 1. (Enable interrupts)
- 5. Set the following I2CnCTL register bits:
 - Set the I2CnCTL.MST bit to 0. (Set slave mode)
 - Set the I2CnCTL.SFTRST bit to 1. (Execute software reset)
 - Set the I2CnCTL.MODEN bit to 1. (Enable I2C Ch.n operations)

13.4.2 Data Transmission in Master Mode

A data sending procedure in master mode and the I2C Ch.n operations are shown below. Figures 13.4.2.1 and 13.4.2.2 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2C-nINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) generated when an ACK is received or a NACK reception interrupt (I2CnINTF.NACKIF bit = 1) generated when a NACK is received.
 - i. Go to Step 5 if transmit data remains when a transmit buffer empty interrupt has occurred.
 - Go to Step 7 or 1 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
- 5. Write transmit data to the I2CnTXD register.
- 6. Repeat Steps 4 and 5 until the end of transmit data.
- 7. Issue a STOP condition by setting the I2CnCTL.TXSTOP bit to 1.
- 8. Wait for a STOP condition interrupt (I2C*n*INTF.STOPIF bit = 1). Clear the I2C*n*INTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data sending operations

Generating a START condition

The I2C Ch.n starts generating a START condition when the I2CnCTL.TXSTART bit is set to 1. When the generating operation has completed, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTF.STARTIF and I2CnINTF.TBEIF bits to 1.

Sending slave address and data

If the I2CnINTF.TBEIF bit = 1, a slave address or data can be written to the I2CnTXD register. The I2C Ch.n pulls down SCL to low and enters standby state until data is written to the I2CnTXD register. The writing operation triggers the I2C Ch.n to send the data to the shift register automatically and to output eight clock pulses and data bits to the I2C bus.

When the slave device returns an ACK as the response, the I2CnINTF.TBEIF bit is set to 1. After this interrupt occurs, the subsequent data may be sent or a STOP/repeated START condition may be issued to terminate transmission. If the slave device returns NACK, the I2CnINTF.NACKIF bit is set to 1 without setting the I2CnINTF.TBEIF bit.

Generating a STOP/repeated START condition

After the I2CnINTF.TBEIF bit is set to 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit is set to 1 (NACK received), setting the I2CnCTL.TXSTOP bit to 1 generates a STOP condition. When the bus free time (tbuf defined in the I²C Specifications) has elapsed after the STOP condition has been generated, the I2CnCTL.TXSTOP bit is cleared to 0 and the I2CnINTF.STOPIF bit is set to 1.

When setting the I2CnCTL.TXSTART bit to 1 while the I2CnINTF.TBEIF bit = 1 (transmit buffer empty) or the I2CnINTF.NACKIF bit = 1 (NACK received), the I2C Ch.n generates a repeated START condition. When the repeated START condition has been generated, the I2CnINTF.STARTIF and I2CnINTF.TBEIF bits are both set to 1 same as when a START condition has been generated.

13-6




Figure 13.4.2.1 Example of Data Sending Operations in Master Mode




Figure 13.4.2.2 Master Mode Data Transmission Flowchart

13.4.3 Data Reception in Master Mode

A data receiving procedure in master mode and the I2C Ch.n operations are shown below. Figures 13.4.3.1 and 13.4.3.2 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- 3. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2C-nINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- Write the 7-bit slave address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CnTXD.TXD0 bit.
- 5. Wait for a receive buffer full interrupt (I2CnINTF.RBFIF bit = 1) generated when a one-byte reception has completed or a NACK reception interrupt (I2CnINTF.NACKIF bit = 1) generated when a NACK is received.
 - i. Go to Step 6 when a receive buffer full interrupt has occurred.
 - ii. Clear the I2CnINTF.NACKIF bit and issue a STOP condition by setting the I2CnCTL.TXSTOP bit to 1 when a NACK reception interrupt has occurred. Then go to Step 9 or Step 2 if making a retry.
- 6. Perform one of the operations below when the last or next-to-last data is received.
 - i. When the next-to-last data is received, write 1 to the I2CnCTL.TXNACK bit to send a NACK after the last data is received, and then go to Step 7.
 - ii. When the last data is received, read the received data from the I2CnRXD register and set the I2CnCTL. TXSTOP to 1 to generate a STOP condition. Then go to Step 9.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1). Clear the I2CnINTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data receiving operations

Generating a START condition

It is the same as the data transmission in master mode.

Sending slave address

It is the same as the data transmission in master mode. Note, however, that the I2CnTXD.TXD0 bit must be set to 1 that represents READ as the data transfer direction to issue a request to the slave to send data.

Receiving data

After the slave address has been sent, the slave device sends an ACK and the first data. The I2C Ch.n sets the I2CnINTF.RBFIF bit to 1 after the data reception has completed. Furthermore, the I2C Ch.n returns an ACK. To return a NACK, such as for a response after the last data has been received, write 1 to the I2CnCTL.TXNACK bit before the I2CnINTF.RBFIF bit is set to 1.

The received data can be read out from the I2CnRXD register after a receive buffer full interrupt has occurred. The I2C Ch.n pulls down SCL to low and enters standby state until data is read out from the I2CnRXD register.

This reading triggers the I2C Ch.n to start subsequent data reception.

Generating a STOP or repeated START condition

It is the same as the data transmission in master mode.




Figure 13.4.3.1 Example of Data Receiving Operations in Master Mode




Figure 13.4.3.2 Master Mode Data Reception Flowchart

13.4.4 10-bit Addressing in Master Mode

A 10-bit address consists of the first address that contains two high-order bits and the second address that contains eight low-order bits.

7-bit address D7 D₆ D5 D4 D3 D2 D1 D0 A4 \ A3 \ A2 \ A1 A0 (R/W) A6 A5 X 0: WRITE (Master → Slave) Slave address 1: READ (Slave → Master) 10-bit address D7 D₆ D5 Π4 D3 D2 D₁ DO First address 0 A9 A8 KR/W 1 Two high-order slave address bits D2 D7 D6 D5 D4 D3 D1

Eight low-order slave address bits
Figure 13.4.4.1 10-bit Address Configuration

A6 \ A5 \ A4 \ A3 \ A2 \ A1 \ A0

The following shows a procedure to start data transfer in 10-bit address mode when the I2C Ch.n is placed into master mode (see the 7-bit mode descriptions above for control procedures when a NACK is received or sending/receiving data). Figure 13.4.4.2 shows an operation example.

Starting data transmission in 10-bit address mode

Α7

Second address


- 1. Issue a START condition by setting the I2CnCTL.TXSTART bit to 1.
- Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2CnINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the first address to the I2CnTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CnTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 5. Write the second address to the I2CnTXD.TXD[7:0] bits.
- 6. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1).
- 7. Perform data transmission.

Starting data reception in 10-bit address mode

1 to 6. These steps are the same as the data transmission starting procedure described above.

- 7. Issue a repeated START condition by setting the I2CnCTL.TXSTART bit to 1.
- 8. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1) or a START condition interrupt (I2C-nINTF.STARTIF bit = 1).
 - Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- Write the first address to the I2CnTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CnTXD.TXD0 bit.
- 10. Perform data reception.

At start of data transmission



At start of data reception




Figure 13.4.4.2 Example of Data Transfer Starting Operations in 10-bit Address Mode (Master Mode)

13.4.5 Data Transmission in Slave Mode

A data sending procedure in slave mode and the I2C Ch.n operations are shown below. Figures 13.4.5.1 and 13.4.5.2 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1). Clear the I2CnINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 2. Check to see if the I2CnINTF.TR bit = 1 (transmission mode). (Start a data receiving procedure if the I2CnINTF.TR bit = 0.)
- 3. Write transmit data to the I2CnTXD register.
- 4. Wait for a transmit buffer empty interrupt (I2CnINTF.TBEIF bit = 1), a NACK reception interrupt (I2C-nINTF.NACKIF bit = 1), or a STOP condition interrupt (I2CnINTF.STOPIF bit = 1).
 - i. Go to Step 3 when a transmit buffer empty interrupt has occurred.
 - ii. Go to Step 5 after clearing the I2CnINTF.NACKIF bit when a NACK reception interrupt has occurred.
 - iii. Go to Step 6 when a STOP condition interrupt has occurred.
- 5. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1) or a START condition interrupt (I2CnINTF. STARTIF bit = 1).
 - i. Go to Step 6 when a STOP condition interrupt has occurred.
 - ii. Go to Step 2 when a START condition interrupt has occurred.
- 6. Clear the I2CnINTF.STOPIF bit and then terminate data sending operations.

Data sending operations

START condition detection and slave address check

While the I2CnCTL.MODEN bit = 1 and the I2CnCTL.MST bit = 0 (slave mode), the I2C Ch.n monitors the I2C bus. When the I2C Ch.n detects a START condition, it starts receiving of the slave address sent from the master. If the received address is matched with the own address set to the I2CnOADR.OADR[6:0] bits (when the I2CnMOD.OADR10 bit = 0 (7-bit address mode)) or the I2CnOADR.OADR[9:0] bits (when the I2CnMOD.OADR10 bit = 1 (10-bit address mode)), the I2CnINTF.STARTIF bit and the I2CnINTF.BSY bit are both set to 1. The I2C Ch.n sets the I2CnINTF.TR bit to the R/W bit value in the received address. If this value is 1, the I2C Ch.n sets the I2CnINTF.TBEIF bit to 1 and starts data sending operations.

Sending the first data byte

After the valid slave address has been received, the I2C Ch.n pulls down SCL to low and enters standby state until data is written to the I2CnTXD register. This puts the I²C bus into clock stretching state and the external master into standby state. When transmit data is written to the I2CnTXD register, the I2C Ch.n clears the I2CnINTF.TBEIF bit and sends an ACK to the master. The transmit data written in the I2CnTXD register is automatically transferred to the shift register and the I2CnINTF.TBEIF bit is set to 1. The data bits in the shift register are output in sequence to the I²C bus.

Sending subsequent data

If the I2CnINTF.TBEIF bit = 1, subsequent transmit data can be written during data transmission. If the I2CnINTF.TBEIF bit is still set to 1 when the data transmission from the shift register has completed, the I2C Ch.n pulls down SCL to low (sets the I²C bus into clock stretching state) until transmit data is written to the I2CnTXD register.

If the next transmit data already exists in the I2CnTXD register or data has been written after the above, the I2C Ch.n sends the subsequent eight-bit data when an ACK from the external master is received. At the same time, the I2CnINTF.BYTEENDIF bit is set to 1. If a NACK is received, the I2CnINTF.NACKIF bit is set to 1 without sending data.

STOP/repeated START condition detection

While the I2CnCTL.MST bit = 0 (slave mode) and the I2CnINTF.BSY = 1, the I2C Ch.n monitors the I 2 C bus. When the I2C Ch.n detects a STOP condition, it terminates data sending operations. At this time, the I2CnINTF.BSY bit is cleared to 0 and the I2CnINTF.STOPIF bit is set to 1. Also when the I2C Ch.n detects a repeated START condition, it terminates data sending operations. In this case, the I2CnINTF.STARTIF bit is set to 1.




Figure 13.4.5.1 Example of Data Sending Operations in Slave Mode




Figure 13.4.5.2 Slave Mode Data Transmission Flowchart

13.4.6 Data Reception in Slave Mode

A data receiving procedure in slave mode and the I2C Ch.n operations are shown below. Figures 13.4.6.1 and 13.4.6.2 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CnCTL.TXNACK bit.
- 2. Wait for a START condition interrupt (I2CnINTF.STARTIF bit = 1).
- 3. Check to see if the I2CnINTF.TR bit = 0 (reception mode). (Start a data sending procedure if I2CnINTF.TR bit = 1.)
- 4. Clear the I2CnINTF.STARTIF bit by writing 1.
- 5. Wait for a receive buffer full interrupt (I2CnINTF.RBFIF bit = 1) generated when a one-byte reception has completed or an end of transfer interrupt (I2CnINTF.BYTEENDIF bit = 1).
 Clear the I2CnINTF.BYTEENDIF bit by writing 1 after the interrupt has occurred.
- If the next receive data is the last one, write 1 to the I2CnCTL.TXNACK bit to send a NACK after it is received.
- 7. Read the received data from the I2CnRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2CnINTF.STOPIF bit = 1) or a START condition interrupt (I2CnINTF. STARTIF bit = 1).
 - i. Go to Step 10 when a STOP condition interrupt has occurred.
 - ii. Go to Step 3 when a START condition interrupt has occurred.
- 10. Clear the I2CnINTF.STOPIF bit and then terminate data receiving operations.

Data receiving operations

START condition detection and slave address check

It is the same as the data transmission in slave mode.

However, the I2CnINTF.TR bit is cleared to 0 and the I2CnINTF.TBEIF bit is not set.

If the I2CnMOD.GCEN bit is set to 1 (general call address response enabled), the I2C Ch.n starts data receiving operations when the general call address is received.

Slave mode can be operated even in SLEEP mode, it makes it possible to wake the CPU up using an interrupt when an address match is detected.

Receiving the first data byte

After the valid slave address has been received, the I2C Ch.n sends an ACK and pulls down SCL to low until 1 is written to the I2CnINTF.STARTIF bit. This puts the I²C bus into clock stretching state and the external master into standby state. When 1 is written to the I2CnINTF.STARTIF bit, the I2C Ch.n releases SCL and receives data sent from the external master into the shift register. After eight-bit data has been received, the I2C Ch.n sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CnINTF.RBFIF and I2CnINTF.BYTEENDIF bits are both set to 1. After that, the received data can be read out from the I2CnRXD register.

Receiving subsequent data

When the received data is read out from the I2CnRXD register after the I2CnINTF.RBFIF bit has been set to 1, the I2C Ch.n clears the I2CnINTF.RBFIF bit to 0, releases SCL, and receives subsequent data sent from the external master. After eight-bit data has been received, the I2C Ch.n sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CnINTF.RBFIF and I2CnINTF.BYTEENDIF bits are both set to 1.

To return a NACK after eight-bit data is received, such as when terminating data reception, write 1 to the I2CnCTL.TXNACK bit before the data reception is completed. The I2CnCTL.TXNACK bit is automatically cleared to 0 after a NACK has been sent.

STOP/repeated START condition detection

It is the same as the data transmission in slave mode.




Figure 13.4.6.1 Example of Data Receiving Operations in Slave Mode




Figure 13.4.6.2 Slave Mode Data Reception Flowchart

13.4.7 Slave Operations in 10-bit Address Mode

The I2C Ch.n functions as a slave device in 10-bit address mode when the I2CnCTL.MST bit = 0 and the I2CnMOD. OADR10 bit = 1.

The following shows the address receiving operations in 10-bit address mode. Figure 13.4.7.1 shows an operation example. See Figure 13.4.4.1 for the 10-bit address configuration.

10-bit address receiving operations

Then the master sends the eight low-order slave address bits as the second address. If this address is matched with the I2CnOADR.OADR[7:0] bits, the I2C Ch.n returns an ACK and starts data receiving operations.

If the master issues a request to the slave to send data (data reception in the master), the master generates a repeated START condition and sends the first address with the R/W bit set to 1. This reception switches the I2C Ch.n to data sending mode.




Figure 13.4.7.1 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode)

13.4.8 Automatic Bus Clearing Operation

The I2C Ch.n set into master mode checks the SDA state immediately before generating a START condition. If SDA is set to a low level at this time, the I2C Ch.n automatically executes bus clearing operations that output up to ten clocks from the SCLn pin with SDA left free state.

When SDA goes high from low within nine clocks, the I2C Ch.n issues a START condition and starts normal operations. If SDA does not change from low when the I2C Ch.n outputs the ninth clock, it is regarded as an automatic bus clearing failure. In this case, the I2C Ch.n clears the I2CnCTL.TXSTART bit to 0 and sets both the I2CnINTF.ERRIF and I2CnINTF.STARTIF bits to 1.




Figure 13.4.8.1 Automatic Bus Clearing Operation

13.4.9 Error Detection

The I2C includes a hardware error detection function.

Furthermore, the I2CnINTF.SDALOW and I2CnINTF.SCLLOW bits are provided to allow software to check whether the SDA and SCL lines are fixed at low. If unintended low level is detected on SDA or SCL, a software recovery processing, such as I2C Ch.n software reset, can be performed.

The table below lists the hardware error detection conditions and the notification method.

I²C bus line monitored and No. Error detecting period/timing Notification method error condition While the I2C Ch.n controls SDA to high for sending address, SDA = lowI2CnINTF.ERRIF = 1data, or a NACK <Master mode only> When 1 is written to the I2CnCTL.TX-SCL = low 12CnINTF.ERRIF = 112CnCTL.TXSTART = 0START bit while the I2CnINTF.BSY bit = 0 I2CnINTF.STARTIF = 1 <Master mode only> When 1 is written to the I2CnCTL.TXS-SCL = low12CnINTF.ERRIF = 1TOP bit while the I2CnINTF.BSY bit = 0 I2CnCTL.TXSTOP = 0I2CnINTF.STOPIF = 1 <Master mode only> When 1 is written to the I2CnCTL.TX-SDA I2CnINTF.ERRIF = 1START bit while the I2CnINTF.BSY bit = 0 (Refer to "Automatic | Automatic bus clearing I2CnCTL.TXSTART = 0Bus Clearing Operation.") failure 12CnINTF.STARTIF = 1

Table 13.4.9.1 Hardware Error Detection Function

13.5 Interrupts

The I2C has a function to generate the interrupts shown in Table 13.5.1.


Table 13.5.1 I2C Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|----------------------|--------------------|---|---|
| End of data | I2CnINTF.BYTEENDIF | When eight-bit data transfer and the following ACK/ | Writing 1, |
| transfer | | NACK transfer are completed | software reset |
| General call | I2CnINTF.GCIF | Slave mode only: When the general call address is | Writing 1, |
| address reception | | received | software reset |
| NACK reception | I2CnINTF.NACKIF | When a NACK is received | Writing 1, |
| | | | software reset |
| STOP condition | 12CnINTF. STOPIF | Master mode: When a STOP condition is gener- | Writing 1, |
| | | ated and the bus free time (tBUF) between STOP and | software reset |
| | | START conditions has elapsed | |
| | | Slave mode: When a STOP condition is detected | |
| | | while the I2C Ch.n is selected as the slave currently | |
| | | accessed | |
| START condition | I2CnINTF. STARTIF | Master mode: When a START condition is issued | Writing 1, |
| | | Ola consider When an address model is delected | software reset |
| | | Slave mode: When an address match is detected | |
| | IOO INTE EDDIE | (including general call) | 147.11 |
| Error detection | I2CnINTF. ERRIF | Refer to "Error Detection." | Writing 1, |
| D : 1 ((() | IOO INITE DOGIE | 140 | software reset |
| Receive buffer full | 12CnINTF. RBFIF | When received data is loaded to the receive data | · · |
| | | buffer | data (to empty the |
| | | | receive data buffer), software reset |
| Tueses it les effect | IOC-INTE TOEIE | Mantagara da Mhan a CTART agaditian is issued ag | |
| Transmit buffer | I2CnINTF. TBEIF | Master mode: When a START condition is issued or | vvriting transmit data |
| empty | | when an ACK is received from the slave | |
| | | Slave mode: When transmit data written to the | |
| | | transmit data buffer is transferred to the shift regis- | |
| | | ter or when an address match is detected with R/W | |
| | | bit set to 1 | |


The I2C provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

(1) START condition interrupt


Master mode




Slave mode



(2) STOP condition interrupt Master mode



Slave mode



(fclk_l2Cn: I2C operating clock frequency [Hz], BRT: I2CnBR.BRT[6:0] bits setting value (1 to 127)) Figure 13.5.1 START/STOP Condition Interrupt Timings

13.6 Control Registers

I2C Ch.n Clock Control Register

| | | | - | | | |
|---------------|------|-------------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| I2CnCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/W | |
| | 7–6 | - | 0x0 | - | R | |
| | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/W | |
| | 3–2 | - | 0 | - | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the I2C operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-6 Reserved

Bits 5-4 CLKDIV[1:0]

These bits select the division ratio of the I2C operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the I2C.

Table 13.6.1 Clock Source and Division Ratio Settings

| I2CnCLK. | | I2CnCLK.CLF | I2CnCLK.CLKSRC[1:0] bits | | | | | |
|------------------|------|-------------|--------------------------|-------|--|--|--|--|
| CLKDIV[1:0] bits | 0x0 | 0x1 | 0x2 | 0x3 | | | | |
| CENDIV[1:0] bits | IOSC | OSC1 | OSC3 | EXOSC | | | | |
| 0x3 | 1/8 | 1/1 | 1/8 | 1/1 | | | | |
| 0x2 | 1/4 | | 1/4 | | | | | |
| 0x1 | 1/2 | | 1/2 | | | | | |
| 0x0 | 1/1 | | 1/1 | | | | | |

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The I2CnCLK register settings can be altered only when the I2CnCTL.MODEN bit = 0.

I2C Ch.n Mode Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| I2CnMOD | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–3 | - | 0x00 | - | R | |
| | 2 | OADR10 | 0 | H0 | R/W | |
| | 1 | GCEN | 0 | H0 | R/W | |
| | 0 | _ | 0 | - | R | |

Bits 15-3 Reserved

Bit 2 OADR10

This bit sets the number of own address bits for slave mode.

1 (R/W): 10-bit address 0 (R/W): 7-bit address

Bit 1 GCEN

This bit sets whether to respond to master general calls in slave mode or not.

1 (R/W): Respond to general calls.

0 (R/W): Do not respond to general calls.

Bit 0 Reserved

Note: The 12CnMOD register settings can be altered only when the 12CnCTL.MODEN bit = 0.

I2C Ch.n Baud-Rate Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| I2CnBR | 15–8 | _ | 0x00 | _ | R | _ |
| | 7 | _ | 0 | - | R | |
| | 6–0 | BRT[6:0] | 0x7f | H0 | R/W | |

Bits 15-7 Reserved

Bits 6-0 BRT[6:0]

These bits set the I2C Ch.n transfer rate for master mode. For more information, refer to "Baud Rate Generator."

Notes: • The I2CnBR register settings can be altered only when the I2CnCTL.MODEN bit = 0.

• Be sure to avoid setting the I2CnBR register to 0.

I2C Ch.n Own Address Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|---------|
| I2CnOADR | 15–10 | _ | 0x00 | _ | R | _ |
| | 9–0 | OADR[9:0] | 0x000 | H0 | R/W | |

Bits 15-10 Reserved

Bits 9-0 OADR[9:0]

These bits set the own address for slave mode.

The I2CnOADR.OADR[9:0] bits are effective in 10-bit address mode (I2CnMOD.OADR10 bit = 1), or the I2CnOADR.OADR[6:0] bits are effective in 7-bit address mode (I2CnMOD.OADR10 bit = 0).

Note: The I2CnOADR register settings can be altered only when the I2CnCTL.MODEN bit = 0.

I2C Ch.n Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| I2CnCTL | 15–8 | - | 0x00 | _ | R | _ |
| | 7–6 | _ | 0x0 | - | R | |
| | 5 | MST | 0 | H0 | R/W | |
| | 4 | TXNACK | 0 | H0/S0 | R/W | |
| | 3 | TXSTOP | 0 | H0/S0 | R/W | |
| | 2 | TXSTART | 0 | H0/S0 | R/W | |
| | 1 | SFTRST | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-6 Reserved

Bit 5 MST

This bit selects the I2C Ch.n operating mode.

1 (R/W): Master mode 0 (R/W): Slave mode

Bit 4 TXNACK

This bit issues a request for sending a NACK at the next responding.

1 (W): Issue a NACK. 0 (W): Ineffective

1 (R): On standby or during sending a NACK

0 (R): NACK has been sent.

This bit is automatically cleared after a NACK has been sent.

Bit 3 TXSTOP

This bit issues a STOP condition in master mode. This bit is ineffective in slave mode.

1 (W): Issue a STOP condition.

0 (W): Ineffective

1 (R): On standby or during generating a STOP condition

0 (R): STOP condition has been generated.

This bit is automatically cleared when the bus free time (tBUF defined in the I²C Specifications) has elapsed after the STOP condition has been generated.

Bit 2 TXSTART

This bit issues a START condition in master mode. This bit is ineffective in slave mode.

1 (W): Issue a START condition.

0 (W): Ineffective

1 (R): On standby or during generating a START condition

0 (R): START condition has been generated.

This bit is automatically cleared when a START condition has been generated.

Bit 1 SFTRST

This bit issues software reset to the I2C.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the I2C transmit/receive control circuit and interrupt flags. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the I2C operations.

1 (R/W): Enable I2C operations (The operating clock is supplied.) 0 (R/W): Disable I2C operations (The operating clock is stopped.)

Note: If the I2CnCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the I2CnCTL.MODEN bit to 1 again after that, be sure to write 1 to the I2CnCTL.SFTRST bit as well.

I2C Ch.n Transmit Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| I2CnTXD | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | TXD[7:0] | 0x00 | H0 | R/W | |

Bits 15-8 Reserved

Bits 7-0 TXD[7:0]

Data can be written to the transmit data buffer through these bits. Make sure the I2CnINTF.TBEIF bit is set to 1 before writing data.

Note: Be sure to avoid writing to the I2CnTXD register when the I2CnINTF.TBEIF bit = 0, otherwise transmit data cannot be guaranteed.

I2C Ch.n Receive Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| I2CnRXD | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–0 | RXD[7:0] | 0x00 | H0 | R | |

Bits 15-8 Reserved

Bits 7-0 RXD[7:0]

The receive data buffer can be read through these bits.

I2C Ch.n Status and Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|---|
| I2CnINTF | 15–13 | _ | 0x0 | _ | R | _ |
| | 12 | SDALOW | 0 | H0 | R | |
| | 11 | SCLLOW | 0 | H0 | R | |
| | 10 | BSY | 0 | H0/S0 | R | |
| | 9 | TR | 0 | H0 | R | |
| | 8 | - | 0 | - | R | |
| | 7 | BYTEENDIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | 6 | GCIF | 0 | H0/S0 | R/W | |
| | 5 | NACKIF | 0 | H0/S0 | R/W | |
| | 4 | STOPIF | 0 | H0/S0 | R/W | |
| | 3 | STARTIF | 0 | H0/S0 | R/W | |
| | 2 | ERRIF | 0 | H0/S0 | R/W | |
| | 1 | RBFIF | 0 | H0/S0 | R | Cleared by reading the I2CnRXD reg- |
| | | | | | | ister. |
| | 0 | TBEIF | 0 | H0/S0 | R | Cleared by writing to the I2CnTXD register. |

Bits 15-13 Reserved

Bit 12 SDALOW

This bit indicates that SDA is set to low level.

1 (R): SDA = Low level 0 (R): SDA = High level

Bit 11 SCLLOW

This bit indicates that SCL is set to low level.

1 (R): SCL = Low level 0 (R): SCL = High level

Bit 10 BSY

This bit indicates that the I²C bus is placed into busy status.

1 (R): I²C bus busy 0 (R): I²C bus free

Bit 9 TR

This bit indicates whether the I2C is set in transmission mode or not.

1 (R): Transmission mode 0 (R): Reception mode

Bit 8 Reserved

Bit 7 BYTEENDIF

Bit 6 GCIF

Bit 5 NACKIF

Bit 4 STOPIF

Bit 3 STARTIF

Bit 2 ERRIF

Bit 1 RBFIF

Bit 0 TBEIF

These bits indicate the I2C interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

I2CnINTF.BYTEENDIF bit: End of transfer interrupt

I2CnINTF.GCIF bit: General call address reception interrupt

 I2CnINTF.NACKIF bit:
 NACK reception interrupt

 I2CnINTF.STOPIF bit:
 STOP condition interrupt

 I2CnINTF.STARTIF bit:
 START condition interrupt

 I2CnINTF.ERRIF bit:
 Error detection interrupt

 I2CnINTF.RBFIF bit:
 Receive buffer full interrupt

 I2CnINTF.TBEIF bit:
 Transmit buffer empty interrupt

I2C Ch.n Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-----------|---------|-------|-----|---------|
| I2CnINTE | 15–8 | _ | 0x00 | - | R | _ |
| | 7 | BYTEENDIE | 0 | H0 | R/W | |
| | 6 | GCIE | 0 | H0 | R/W | |
| | 5 | NACKIE | 0 | H0 | R/W | |
| | 4 | STOPIE | 0 | H0 | R/W | |
| | 3 | STARTIE | 0 | H0 | R/W | |
| | 2 | ERRIE | 0 | H0 | R/W | |
| | 1 | RBFIE | 0 | H0 | R/W | |
| | 0 | TBEIE | 0 | H0 | R/W | |

Bits 15-8 Reserved

13 I2C (I2C)

Bit 7 **BYTEENDIE** Bit 6 **GCIE** Bit 5 **NACKIE STOPIE** Bit 4 Bit 3 **STARTIE** Bit 2 **ERRIE** Bit 1 **RBFIE** Bit 0 **TBEIE**

These bits enable I2C interrupts. 1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

I2CnINTE.BYTEENDIE bit: End of transfer interrupt

I2CnINTE.GCIE bit: General call address reception interrupt

 I2CnINTE.NACKIE bit:
 NACK reception interrupt

 I2CnINTE.STOPIE bit:
 STOP condition interrupt

 I2CnINTE.STARTIE bit:
 START condition interrupt

 I2CnINTE.ERRIE bit:
 Error detection interrupt

 I2CnINTE.RBFIE bit:
 Receive buffer full interrupt

 I2CnINTE.TBEIE bit:
 Transmit buffer empty interrupt

14 16-bit PWM Timers (T16B)

14.1 Overview

T16B is a 16-bit PWM timer with comparator/capture functions. The features of T16B are listed below.

- · Counter block
 - 16-bit up/down counter
 - A clock source and a clock division ratio for generating the count clock are selectable in each channel.
 - The count mode is configurable from combinations of up, down, or up/down count operations, and one-shot operations (counting for one cycle configured) or repeat operations (counting continuously until stopped via software).
 - Supports an event counter function using an external clock.
- Comparator/capture block
 - Supports up to six comparator/capture circuits to be included per one channel.
 - The comparator compares the counter value with the values specified via software to generate interrupt signals and a PWM waveform. (Can be used as an interval timer, PWM waveform generator, and external event counter.)
 - The capture circuit captures counter values using external/software trigger signals and generates interrupts. (Can be used to measure external event periods/cycles.)

Figure 14.1.1 shows the T16B configuration.

Table 14.1.1 T16B Channel Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M13 | | | | | |
|--------------------------------|---|-------------|--|--|--|--|--|
| Number of channels | 1 channel (Ch.0) | | | | | | |
| Event counter function | Ch.0: EXCL00 or EXCL01 pin input | | | | | | |
| Number of comparator/ | 2 systems (0 and 1) | | | | | | |
| capture circuits per channel | 2 Systems | s (U and T) | | | | | |
| Timer generating signal output | Ch.0: TOUT00 and TOUT01 pin outputs (2 systems) | | | | | | |
| Capture signal input | Ch.0: CAP00 and CAP01 pin inputs (2 systems) | | | | | | |

Note: In this chapter, 'n' refers to a channel number, and 'm' refers to an input/output pin number or a comparator/capture circuit number in a channel.




Figure 14.1.1 T16B Configuration

14.2 Input/Output Pins

Table 14.2.1 lists the T16B pins.

Table 14.2.1 List of T16B Pins

| Pin name | I/O* | Initial status* | Function |
|--------------|--------|-----------------|--|
| EXCLnm | I | I (Hi-Z) | External clock input |
| TOUTnm/CAPnm | O or I | O (L) | TOUT signal output (in comparator mode) or |
| | | | capture trigger signal input (in capture mode) |

^{*} Indicates the status when the pin is configured for T16B.

If the port is shared with the T16B pin and other functions, the T16B input/output function must be assigned to the port before activating T16B. For more information, refer to the "I/O Ports" chapter.

14.3 Clock Settings

14.3.1 T16B Operating Clock

When using T16B Ch.n, the T16B Ch.n operating clock CLK_T16Bn must be supplied to T16B Ch.n from the clock generator. The CLK_T16Bn supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
 - When an external clock is used, select the EXCLnm pin function (refer to the "I/O Ports" chapter).
- 2. Set the following T16BnCLK register bits:
 - T16BnCLK.CLKSRC[2:0] bits (Clock source selection)
 - T16BnCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

14.3.2 Clock Supply in SLEEP Mode

When using T16B during SLEEP mode, the T16B operating clock CLK_T16Bn must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_T16Bn clock source.

If the CLGOSC.xxxxSLPC bit for the CLK_T16Bn clock source is 1, the CLK_T16Bn clock source is deactivated during SLEEP mode and T16B stops with the register settings and counter value maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_T16Bn is supplied and the T16B operation resumes.

14.3.3 Clock Supply in DEBUG Mode

The CLK_T16Bn supply during DEBUG mode should be controlled using the T16BnCLK.DBRUN bit.

The CLK_T16Bn supply to T16B Ch.n is suspended when the CPU enters DEBUG mode if the T16BnCLK.DB-RUN bit = 0. After the CPU returns to normal mode, the CLK_T16Bn supply resumes. Although T16B Ch.n stops operating when the CLK_T16Bn supply is suspended, the counter and registers retain the status before DEBUG mode was entered. If the T16BnCLK.DBRUN bit = 1, the CLK_T16Bn supply is not suspended and T16B Ch.n will keep operating in DEBUG mode.

14.3.4 Event Counter Clock

When EXCLnm is selected as the clock source using the T16BnCLK.CLKSRC[2:0] bits, the channel functions as a timer or event counter that counts the EXCLnm pin input clocks.

The counter counts rising edges of the input signal. This can be changed so that the counter will count falling edges of the original signal by selecting EXCL*nm* inverted input as the clock source.




Figure 14.3.4.1 Count Timing (During Count Up Operation)

Note: When running the counter using the event counter clock, two dummy clocks must be input before the first counting up/down can be performed.

14.4 Operations

14.4.1 Initialization

T16B Ch.n should be initialized and started counting with the procedure shown below. Perform initial settings for comparator mode when using T16B as an interval timer, PWM waveform generator, or external event counter. Perform initial settings for capture mode when using T16B to measure external event periods/cycles.

Initial settings for comparator mode

1. Configure the T16B Ch.n operating clock.

2 Set the T16BnCTL.MODEN bit to 1. (Enable T16B operations)

3. Set the following T16BnCCCTL0 and T16BnCCCTL1 register bits:

Set the T16BnCCCTLm.CCMD bit to 0. * (Set comparator mode)
 T16BnCCCTLm.CBUFMD[2:0] bits (Configure compare buffer)

* Another circuit in the comparator/capture circuit pair (circuits 0 and 1, 2 and 3, 4 and 5) can be set to capture mode.

Set the following bits when the TOUT*nm* output is used.

T16BnCCCTLm.TOUTMT bit (Select waveform generation signal)
 T16BnCCCTLm.TOUTMD[2:0] bits (Select TOUT signal generation mode)

- T16BnCCCTLm.TOUTINV bit (Select TOUT signal polarity)

4. Set the T16BnMC register. (Set MAX counter data)

5. Set the T16BnCCR0 and T16BnCCR1 registers. (Set the counter comparison value)

6. Set the following bits when using the interrupt:

Write 1 to the interrupt flags in the T16BnINTF register. (Clear interrupt flags)
 Set the interrupt enable bits in the T16BnINTE register to 1. (Enable interrupts)

7. Set the following T16BnCTL register bits:

T16BnCTL.CNTMD[1:0] bits (Select count up/down operation)
 T16BnCTL.ONEST bit (Select one-shot/repeat operation)

- Set the T16BnCTL.PRESET bit to 1. (Reset counter)
- Set the T16BnCTL.RUN bit to 1. (Start counting)

Initial settings for capture mode

1. Configure the T16B Ch.n operating clock.

2 Set the T16BnCTL.MODEN bit to 1. (Enable T16B operations)

3. Set the following T16BnCCCTL0 and T16BnCCCTL1 register bits:

- Set the T16BnCCCTLm.CCMD bit to 1. * (Set capture mode)

- T16BnCCCTLm.SCS bit (Set synchronous/asynchronous mode)

T16BnCCCTLm.CAPIS[1:0] bits (Set trigger signal)
 T16BnCCCTLm.CAPTRG[1:0] bits (Select trigger edge)

* Another circuit in the comparator/capture circuit pair (circuits 0 and 1, 2 and 3, 4 and 5) can be set to comparator mode.

4. Set the T16BnMC register. (Set MAX counter data)

5. Set the following bits when using the interrupt:

- Write 1 to the interrupt flags in the T16BnINTF register. (Clear interrupt flags)

- Set the interrupt enable bits in the T16BnINTE register to 1. (Enable interrupts)

6. Set the following T16BnCTL register bits:

T16BnCTL.CNTMD[1:0] bits (Select count up/down operation)
 T16BnCTL.ONEST bit (Select one-shot/repeat operation)

- Set the T16BnCTL.PRESET bit to 1. (Reset counter)
- Set the T16BnCTL.RUN bit to 1. (Start counting)

14.4.2 Counter Block Operations

The counter in each counter block channel is a 16-bit up/down counter that counts the selected operating clock (count clock).

Count mode

The T16BnCTL.CNTMD[1:0] bits allow selection of up, down, and up/down mode. The T16BnCTL.ONEST bit allows selection of repeat and one-shot mode. The counter operates in six counter modes specified with a combination of these modes.

Repeat mode enables the counter to continue counting until stopped via software. Select this mode to generate periodic interrupts at desired intervals or to generate timer output waveforms.

One-shot mode enables the counter to stop automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for measuring pulse width or external event intervals and checking a specific lapse of time.

Up, down, and up/down mode configures the counter as an up counter, down counter and up/down counter, respectively.

MAX counter data register

The MAX counter data register (T16BnMC.MC[15:0] bits) is used to set the maximum value of the counter (hereafter referred to as MAX value). This setting limits the count range to 0x0000–MAX value and determines the count and interrupt cycles. When the counter is set to repeat mode, the MAX value can be rewritten in the procedure shown below even if the counter is running.

- 1. Check to see if the T16BnCTL.MAXBSY bit is set to 0.
- 2. Write the MAX value to the T16BnMC.MC[15:0] bits.

Note: When rewriting the MAX value, the new MAX value should be written after the counter has been reset to the previously set MAX value.

Counter reset

Setting the T16BnCTL.PRESET bit to 1 resets the counter. This clears the counter to 0x0000 in up or up/down mode, or presets the MAX value to the counter in down mode.

The counter is also cleared to 0x0000 when the counter value exceeds the MAX value during count up operation.

Counting start

To start counting, set the T16BnCTL.RUN bit to 1. The counting stop control depends on the count mode set.

Counter value read

The counter value can be read out from the T16BnTC.TC[15:0] bits. However, since T16B operates on CLK_T16Bn, one of the operations shown below is required to read correctly by the CPU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

Counter status check

The counter operating status can be checked using the T16BnCS.BSY bit. The T16BnCS.BSY bit is set to 1 while the counter is running or 0 while the counter is idle.

The current count direction can also be checked using the T16BnCS.UP_DOWN bit. The T16BnCS.UP_DOWN bit is set to 1 during count up operation or 0 during count down operation.


Operations in repeat up count and one-shot up count modes

In these modes, the counter operates as an up counter and counts from 0x0000 (or current value) to the MAX value.

In repeat up count mode, the counter returns to 0x0000 if it exceeds the MAX value and continues counting until the T16BnCTL.RUN bit is set to 0. If the MAX value is altered to a value larger than the current counter value during counting, the counter keeps counting up to the new MAX value. If the MAX value is altered to a value smaller than the current counter value, the counter is cleared to 0x0000 and continues counting up to the new MAX value.

In one-shot up count mode, the counter returns to 0x0000 if it exceeds the MAX value and stops automatically at that point.

(1) Repeat up count mode



(2) One-shot up count mode




Figure 14.4.2.1 Operations in Repeat Up Count and One-shot Up Count Modes


Operations in repeat down count and one-shot down count modes

In these modes, the counter operates as a down counter and counts from the MAX value (or current value) to 0x0000.

In repeat down count mode, the counter returns to the MAX value if a counter underflow occurs and continues counting until the T16BnCTL.RUN bit is set to 0. If the MAX value is altered during counting, the counter keeps counting down to 0x0000 and continues counting down from the new MAX value after a counter underflow occurs.

In one-shot down count mode, the counter returns to the MAX value if a counter underflow occurs and stops automatically at that point.

(1) Repeat down count mode



(2) One-shot down count mode




Figure 14.4.2.2 Operations in Repeat Down Count and One-shot Down Count Modes


Operations in repeat up/down count and one-shot up/down count modes

In these modes, the counter operates as an up/down counter and counts as 0x0000 (or current value) \rightarrow the MAX value $\rightarrow 0x0000$.

In repeat up/down count mode, the counter repeats counting up from 0x0000 to the MAX value and counting down from the MAX value to 0x0000 until the T16BnCTL.RUN bit is set to 0. If the MAX value is altered to a value larger than the current counter value during count up operation, the counter keeps counting up to the new MAX value. If the MAX value is altered to a value smaller than the current counter value, the counter is cleared to 0x0000 and continues counting up to the new MAX value. If the MAX value is altered during count down operation, the counter keeps counting down to 0x0000 and then starts counting up to the new MAX value.

In one-shot up/down count mode, the counter stops automatically when it reaches 0x0000 during count down operation.

(1) Repeat up/down count mode



(2) One-shot up/down count mode




Figure 14.4.2.3 Operations in Repeat Up/Down Count and One-shot Up/Down Count Modes

14.4.3 Comparator/Capture Block Operations

The comparator/capture block functions as a comparator to compare the counter value with the register value set or a capture circuit to capture counter values using the external/software trigger signals.

Comparator/capture block operating mode

The comparator/capture block includes two systems (four or six systems) of comparator/capture circuits and each system can be set to comparator mode or capture mode, individually.

Set the T16BnCCCTLm.CCMD bit to 0 to set the comparator/capture circuit m to comparator mode or 1 to set it to capture mode.


Operations in comparator mode

The comparator mode compares the counter value and the value set via software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16BnCCRm register functions as the compare data register used for setting a comparison value in this mode. The TOUTnm/CAPnm pin is configured to the TOUT*nm* pin.


When the counter reaches the value set in the T16BnCCRm register during counting, the comparator asserts the MATCH signal and sets the T16BnINTF.COMPCAPmIF bit (compare interrupt flag) to 1.

When the counter reaches the MAX value in comparator mode, the T16BnINTF.CNTMAXIF bit (counter MAX interrupt flag) is set to 1. When the counter reaches 0x0000, the T16BnINTF.CNTZEROIF bit (counter zero interrupt flag) is set to 1.


(1) Repeat up count mode



(2) Repeat down count mode



(3) Repeat up/down count mode



(Note that the T16BnINTF.CMPCAPmIF/CNTMAXIF/CNTZEROIF bit clearing operations via software are omitted from the figure.)

Figure 14.4.3.1 Operation Examples in Comparator Mode

The time from counter = 0x0000 or MAX value to occurrence of a compare interrupt (compare period) and the time to occurrence of a counter MAX or counter zero interrupt (count cycle) can be calculated as follows:

During counting up

Compare period =
$$\frac{(CC + 1)}{f_{CLK_T16B}}[s]$$
 Count cycle =
$$\frac{(MAX + 1)}{f_{CLK_T16B}}[s]$$
 (Eq. 14.1)

During counting down

Compare period =
$$\frac{(\text{MAX - CC + 1})}{\text{fclk_T16B}} [s]$$
 Count cycle =
$$\frac{(\text{MAX + 1})}{\text{fclk_T16B}} [s]$$
 (Eq. 14.2)

Where

CC: T16BnCCRm register setting value (0 to 65,535) MAX: T16BnMC register setting value (0 to 65,535)

fclk_T16B: Count clock frequency [Hz]


The comparator MATCH signal and counter MAX/ZERO signals are also used to generate a timer output waveform (TOUT). Refer to "TOUT Output Control" for more information.

Compare buffer


The comparator loads the comparison value, which has been written to the T16BnCCRm register, to the compare buffer before comparing it with the counter value. For example, when generating a PWM waveform, the waveform with the desired duty ratio may not be generated if the comparison value is altered asynchronous to the count operation. To avoid this problem, the timing to load the comparison value to the compare buffer can be configured using the T16BnCCCTLm.CBUFMD[2:0] bits for synchronization with the count operation.

(1) Repeat up count mode


(1.1) T16BnCCCTLm.CBUFMD[2:0] bits = 0x0




(1.2) T16BnCCCTLm.CBUFMD[2:0] bits = 0x1




(1.3) T16BnCCCTLm.CBUFMD[2:0] bits = 0x2



(1.4) T16BnCCCTLm.CBUFMD[2:0] bits = 0x3




(1.5) T16BnCCCTLm.CBUFMD[2:0] bits = 0x4




(2) Repeat down count mode


(2.1) T16BnCCCTLm.CBUFMD[2:0] bits = 0x0




(2.2) T16BnCCCTLm.CBUFMD[2:0] bits = 0x1




(2.3) T16BnCCCTLm.CBUFMD[2:0] bits = 0x2



(2.4) T16BnCCCTLm.CBUFMD[2:0] bits = 0x3




(2.5) T16BnCCCTLm.CBUFMD[2:0] bits = 0x4




(3) Repeat up/down count mode


(3.1) T16BnCCCTLm.CBUFMD[2:0] bits = 0x0




(3.2) T16BnCCCTLm.CBUFMD[2:0] bits = 0x1




(3.3) T16BnCCCTLm.CBUFMD[2:0] bits = 0x2







(3.5) T16BnCCCTLm.CBUFMD[2:0] bits = 0x4



(Note that the T16BnINTF.CMPCAPmIF/CNTMAXIF/CNTZEROIF bit clearing operations via software are omitted from the figure.)

Figure 14.4.3.2 Compare Buffer Operations


Operations in capture mode

The capture mode captures the counter value when an external event, such as a key entry, occurs (at the specified edge of the external input/software trigger signal). In this mode, the T16BnCCRm register functions as the capture register from which the captured data is read. Furthermore, the TOUTnm/CAPnm pin is configured to the CAPnm pin.

The trigger signal and the trigger edge to capture the counter value are selected using the T16BnCCCTLm. CAPIS[1:0] bits and the T16BnCCCTLm.CAPTRG[1:0] bits, respectively.

When a specified trigger edge is input during counting, the current counter value is loaded to the T16BnC-CRm register. At the same time the T16BnINTF.CMPCAPmIF bit is set. The interrupt occurred by this bit can be used to read the captured data from the T16BnCCRm register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data stored in the T16BnCCRm register is overwritten by the next trigger when the T16BnINTF. CMPCAPmIF bit is still set, an overwrite error occurs (the T16BnINTF.CAPOWmIF bit is set).



An overwrite error occurs as the T16BnINTF.CMPCAPmIF bit has not been cleared.

Figure 14.4.3.3 Operations in Capture Mode (Example in One-shot Up Count Mode)

Synchronous capture mode/asynchronous capture mode

The capture circuit can operate in two operating modes: synchronous capture mode and asynchronous capture mode.

Synchronous capture mode is provided to avoid the possibility of invalid data reading by capturing counter data simultaneously with the counter being counted up/down. Set the T16BnCCCTLm.SCS bit to 1 to set the capture circuit to synchronous capture mode. This mode captures counter data by synchronizing the capture signal with the counter clock.

On the other hand, asynchronous capture mode can capture counter data by detecting a trigger pulse even if the pulse is shorter than the counter clock cycle that becomes invalid in synchronous capture mode. Set the T16BnCCCTLm.SCS bit to 0 to set the capture circuit to asynchronous capture mode.




Figure 14.4.3.4 Synchronous Capture Mode/Asynchronous Capture Mode

14.4.4 TOUT Output Control

Comparator mode can generate TOUT signals using the comparator MATCH and counter MAX/ZERO signals. The generated signals can be output to outside the IC. Figure 14.4.4.1 shows the TOUT output circuits (circuits 0 and 1).




Figure 14.4.4.1 TOUT Output Circuits (Circuits 0 and 1)

Each timer channel includes two (four, or six) TOUT output circuits and their signal generation and output can be controlled individually.

TOUT generation mode


The T16BnCCCTLm.TOUTMD[2:0] bits are used to set how the TOUT signal waveform is changed by the MATCH and MAX/ZERO signals.

Furthermore, when the T16BnCCCTLm.TOUTMT bit is set to 1, the TOUT circuit uses the MATCH signal output from another system in the circuit pair (0 and 1, 2 and 3, 4 and 5). This makes it possible to change the signal twice within a counter cycle.

TOUT signal polarity

The TOUT signal polarity (active level) can be set using the T16BnCCCTLm.TOUTINV bit. It is set to active high by setting the T16BnCCCTLm.TOUTINV bit to 0 and active low by setting to 1.

Figures 14.4.4.2 and 14.4.4.3 show the TOUT output waveforms.



14 16-BIT PWM TIMERS (T16B)






Figure 14.4.4.2 TOUT Output Waveform (T16BnCCCTLm.TOUTMT bit = 0)



 \ast () indicates the T16BnCCCTLm.TOUTMD[2:0] bit-setting value.

14 16-BIT PWM TIMERS (T16B)



 \ast () indicates the T16B $\it n$ CCCTL $\it m$. TOUTMD[2:0] bit-setting value.




Figure 14.4.4.3 TOUT Output Waveform (T16BnCCCTL0.TOUTMT bit = 1, T16BnCCCTL1.TOUTMT bit = 0)

14.5 Interrupt

Each T16B channel has a function to generate the interrupt shown in Table 14.5.1.

Table 14.5.1 T16B Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|--------------|---------------------|--|-----------------|
| Capture | T16BnINTF.CAPOWmIF | When the T16BnINTF.CMPCAPmIF bit =1 and the T16Bn | Writing 1 |
| overwrite | | CCRm register is overwritten with new captured data in | |
| | | capture mode | |
| Compare/ | T16BnINTF.CMPCAPmIF | When the counter value becomes equal to the compare buf- | Writing 1 |
| capture | | fer value in comparator mode | |
| | | When the counter value is loaded to the T16BnCCRm regis- | |
| | | ter by a capture trigger input in capture mode | |
| Counter MAX | T16BnINTF.CNTMAXIF | When the counter reaches the MAX value | Writing 1 |
| Counter zero | T16BnINTF.CNTZEROIF | When the counter reaches 0x0000 | Writing 1 |

T16B provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

14.6 Control Registers

T16B Ch.n Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| T16BnCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/W | |
| | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | 3 | - | 0 | _ | R | |
| | 2-0 | CLKSRC[2:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the T16B Ch.n operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-4 CLKDIV[3:0]

These bits select the division ratio of the T16B Ch.n operating clock (counter clock).

Bit 3 Reserved

Bits 2-0 CLKSRC[2:0]

These bits select the clock source of T16B Ch.n.

Table 14.6.1 Clock Source and Division Ratio Settings

| | T16BnCLK.CLKSRC[2:0] bits | | | | | | | | | |
|------------------|---------------------------|-------|----------|-------|--------|--------|-----------------------------|-----------------------------|--|--|
| T16BnCLK. | 0x0 | 0x1 | 0x2 | 0x3 | 0x4 | 0x5 | 0x6 | 0x7 | | |
| CLKDIV[3:0] bits | IOSC | OSC1 | OSC3 | EXOSC | EXCLn0 | EXCLn1 | EXCLn0 inverted input | EXCLn1 inverted input | | |
| 0xf | 1/32,768 | 1/1 | 1/32,768 | 1/1 | 1/1 | 1/1 | 1/1 | 1/1 | | |
| 0xe | 1/16,384 | | 1/16,384 | | | | | | | |
| 0xd | 1/8,192 | | 1/8,192 | | | | | | | |
| 0xc | 1/4,096 | | 1/4,096 | | | | | | | |
| 0xb | 1/2,048 | | 1/2,048 | | | | | | | |
| 0xa | 1/1,024 | | 1/1,024 | | | | | | | |
| 0x9 | 1/512 | | 1/512 | | | | | | | |
| 0x8 | 1/256 | 1/256 | 1/256 | | | | | | | |
| 0x7 | 1/128 | 1/128 | 1/128 | | | | | | | |
| 0x6 | 1/64 | 1/64 | 1/64 | | | | | | | |
| 0x5 | 1/32 | 1/32 | 1/32 | | | | | | | |
| 0x4 | 1/16 | 1/16 | 1/16 | | | | | | | |
| 0x3 | 1/8 | 1/8 | 1/8 | | | | | | | |
| 0x2 | 1/4 | 1/4 | 1/4 | | | | | | | |
| 0x1 | 1/2 | 1/2 | 1/2 | | | | | | | |
| 0x0 | 1/1 | 1/1 | 1/1 | | | | | | | |

(Note) The oscillator circuits/external inputs that are not supported in this IC cannot be selected as the clock source.

T16B Ch.n Counter Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Rema |
|---------------|------|------------|---------|-------|-----|------|
| T16BnCTL | 15–9 | _ | 0x00 | _ | R | _ |
| | 8 | MAXBSY | 0 | H0 | R | |
| | 7–6 | _ | 0x0 | - | R | |
| | 5–4 | CNTMD[1:0] | 0x0 | H0 | R/W | |
| | 3 | ONEST | 0 | H0 | R/W | |
| | 2 | RUN | 0 | H0 | R/W | |
| | 1 | PRESET | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 MAXBSY

This bit indicates whether data can be written to the T16BnMC register or not.

1 (R): Busy status (cannot be written)

0 (R): Idle (can be written)

While this bit is 1, the T16BnMC register is loading the MAX value. Data writing is prohibited during this period.

Bits 7-6 Reserved

Bits 5-4 CNTMD[1:0]

These bits select the counter up/down mode. The count mode is configured with this selection and the T16BnCTL.ONEST bit setting (see Table 14.6.2).

Bit 3 ONEST

This bit selects the counter repeat/one-shot mode. The count mode is configured with this selection and the T16BnCTL.CNTMD[1:0] bit settings (see Table 14.6.2).

Table 14.6.2 Count Mode

| T16PaCTI CNTMD[1:0] bito | Count mode | | | | | | |
|--------------------------|-----------------------------|---------------------------|--|--|--|--|--|
| T16BnCTL.CNTMD[1:0] bits | T16BnCTL.ONEST bit = 1 | T16BnCTL.ONEST bit = 0 | | | | | |
| 0x3 | Reserved | | | | | | |
| 0x2 | One-shot up/down count mode | Repeat up/down count mode | | | | | |
| 0x1 | One-shot down count mode | Repeat down count mode | | | | | |
| 0x0 | One-shot up count mode | Repeat up count mode | | | | | |

Bit 2 RUN

This bit starts/stops counting.

1 (W): Start counting 0 (W): Stop counting 1 (R): Counting 0 (R): Idle

By writing 1 to this bit, the counter block starts count operations. However, the T16BnCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to the T16BnCTL.RUN bit stops count operations. When the counter stops by the counter MAX/ZERO signal in one-shot mode, this bit is automatically cleared to 0.

Bit 1 PRESET

This bit resets the counter.

1 (W): Reset

0 (W): Ineffective

1 (R): Resetting in progress

0 (R): Resetting finished or normal operation

In up mode or up/down mode, the counter is cleared to 0x0000 by writing 1 to this bit. In down mode, the MAX value, which has been set to the T16BnMC register, is preset to the counter. However, the T16BnCTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance.

Bit 0 MODEN

This bit enables the T16B Ch.n operations.

1 (R/W): Enable (Start supplying operating clock) 0 (R/W): Disable (Stop supplying operating clock)

Note: The counter reset operation using the T16BnCTL.PRESET bit and the counting start operation using the T16BnCTL.RUN bit take effect only when the T16BnCTL.MODEN bit = 1.

T16B Ch.n Max Counter Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16BnMC | 15–0 | MC[15:0] | 0xffff | H0 | R/W | _ |

Bits 15-0 MC[15:0]

These bits are used to set the MAX value to preset to the counter. For more information, refer to "Counter Block Operations - MAX counter data register."

Notes: • When one-shot mode is selected, do not alter the T16BnMC.MC[15:0] bits (MAX value) during counting.

- Make sure the T16BnCTL.MODEN bit is set to 1 before writing data to the T16BnMC. MC[15:0] bits. If the T16BnCTL.MODEN bit = 0 when writing to the T16BnMC.MC[15:0] bits, set the T16BnCTL.MODEN bit to 1 until the T16BnCS.BSY bit is set to 0 from 1.
- Do not set the T16BnMC.MC[15:0] bits to 0x0000.

T16B Ch.n Timer Counter Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16BnTC | 15–0 | TC[15:0] | 0x0000 | H0 | R | _ |

Bits 15-0 TC[15:0]

The current counter value can be read out through these bits.

T16B Ch.n Counter Status Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16BnCS | 15–8 | - | 0x00 | _ | R | _ |
| | 7 | CAPI5 | 0 | H0 | R | |
| | 6 | CAPI4 | 0 | H0 | R | |
| | 5 | CAPI3 | 0 | H0 | R | |
| | 4 | CAPI2 | 0 | H0 | R | |
| | 3 | CAPI1 | 0 | H0 | R | |
| | 2 | CAPI0 | 0 | H0 | R | |
| | 1 | UP_DOWN | 1 | H0 | R | |
| | 0 | BSY | 0 | H0 | R | |

Bits 15-8 Reserved

Bit 7 CAPI5
Bit 6 CAPI4
Bit 5 CAPI3
Bit 4 CAPI2
Bit 3 CAPI1
Bit 2 CAPI0

These bits indicate the signal level currently input to the CAPnm pin.

1 (R): Input signal = High level 0 (R): Input signal = Low level

The following shows the correspondence between the bit and the CAPnm pin:

T16BnCS.CAPI5 bit: CAPn5 pin T16BnCS.CAPI4 bit: CAPn4 pin T16BnCS.CAPI3 bit: CAPn3 pin T16BnCS.CAPI2 bit: CAPn2 pin T16BnCS.CAPI1 bit: CAPn1 pin T16BnCS.CAPI0 bit: CAPn0 pin

Note: The configuration of the T16BnCS.CAPIm bits depends on the model. The bits corresponding to the CAPnm pins that do not exist are read-only bits and are always fixed at 0.

Bit 1 UP_DOWN

This bit indicates the currently set count direction.

1 (R): Count up 0 (R): Count down

Bit 0 BSY

This bit indicates the counter operating status.

1 (R): Running 0 (R): Idle

T16B Ch.n Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|-----------------------|
| T16BnINTF | 15–14 | _ | 0x0 | - | R | _ |
| | 13 | CAPOW5IF | 0 | H0 | R/W | Cleared by writing 1. |
| | 12 | CMPCAP5IF | 0 | H0 | R/W | |
| | 11 | CAPOW4IF | 0 | H0 | R/W | |
| | 10 | CMPCAP4IF | 0 | H0 | R/W | |
| | 9 | CAPOW3IF | 0 | H0 | R/W | |
| | 8 | CMPCAP3IF | 0 | H0 | R/W | |
| | 7 | CAPOW2IF | 0 | H0 | R/W | |
| | 6 | CMPCAP2IF | 0 | H0 | R/W | |
| | 5 | CAPOW1IF | 0 | H0 | R/W | |
| | 4 | CMPCAP1IF | 0 | H0 | R/W | |
| | 3 | CAPOW0IF | 0 | H0 | R/W | |
| | 2 | CMPCAP0IF | 0 | H0 | R/W | |
| | 1 | CNTMAXIF | 0 | H0 | R/W | |
| | 0 | CNTZEROIF | 0 | H0 | R/W | |

Bits 15-14 Reserved

| Bit 13 | CAPOW5IF |
|--------|-----------|
| Bit 12 | CMPCAP5IF |
| Bit 11 | CAPOW4IF |
| Bit 10 | CMPCAP4IF |
| Bit 9 | CAPOW3IF |
| Bit 8 | CMPCAP3IF |
| Bit 7 | CAPOW2IF |
| Bit 6 | CMPCAP2IF |
| Bit 5 | CAPOW1IF |
| Bit 4 | CMPCAP1IF |
| Bit 3 | CAPOW0IF |
| Bit 2 | CMPCAP0IF |
| Bit 1 | CNTMAXIF |
| Bit 0 | CNTZEROIF |
| | |

These bits indicate the T16B Ch.n interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

T16BnINTF.CAPOW5IF bit: Capture 5 overwrite interrupt T16BnINTF.CMPCAP5IF bit: Capture 4 overwrite interrupt T16BnINTF.CAPOW4IF bit: Capture 4 overwrite interrupt T16BnINTF.CAPOW3IF bit: Capture 3 overwrite interrupt T16BnINTF.CAPOW3IF bit: Capture 3 overwrite interrupt T16BnINTF.CAPOW2IF bit: Capture 2 overwrite interrupt T16BnINTF.CAPOW2IF bit: Capture 2 overwrite interrupt T16BnINTF.CAPOW1IF bit: Capture 1 overwrite interrupt T16BnINTF.CAPOW1IF bit: Capture 1 overwrite interrupt T16BnINTF.CAPOW0IF bit: Capture 0 overwrite interrupt T16BnINTF.CAPOW0IF bit: Compare/capture 0 interrupt T16BnINTF.CAPOW0IF bit: Compare/capture 0 interrupt T16BnINTF.CAPOW0IF bit: Compare/capture 0 interrupt T16BnINTF.CNTMAXIF bit: Counter MAX interrupt

T16BnINTF.CNTZEROIF bit: Counter zero interrupt

Note: The configuration of the T16B*n*INTF.CAPOW*m*IF and T16B*n*INTF.CMPCAP*m*IF bits depends on the model. The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0.

T16B Ch.n Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-----------|---------|-------|-----|---------|
| T16BnINTE | 15–14 | _ | 0x0 | _ | R | _ |
| | 13 | CAPOW5IE | 0 | H0 | R/W | |
| | 12 | CMPCAP5IE | 0 | H0 | R/W | |
| | 11 | CAPOW4IE | 0 | H0 | R/W | |
| | 10 | CMPCAP4IE | 0 | H0 | R/W | |
| | 9 | CAPOW3IE | 0 | H0 | R/W | |
| | 8 | CMPCAP3IE | 0 | H0 | R/W | |
| | 7 | CAPOW2IE | 0 | H0 | R/W | |
| | 6 | CMPCAP2IE | 0 | H0 | R/W | |
| | 5 | CAPOW1IE | 0 | H0 | R/W | |
| | 4 | CMPCAP1IE | 0 | H0 | R/W | |
| | 3 | CAPOW0IE | 0 | H0 | R/W | |
| | 2 | CMPCAP0IE | 0 | H0 | R/W | |
| | 1 | CNTMAXIE | 0 | H0 | R/W | |
| | 0 | CNTZEROIE | 0 | H0 | R/W | |

Bits 15-14 Reserved

| Bit 13 | CAPOW5IE |
|--------|-----------|
| Bit 12 | CMPCAP5IE |
| Bit 11 | CAPOW4IE |
| Bit 10 | CMPCAP4IE |
| Bit 9 | CAPOW3IE |
| Bit 8 | CMPCAP3IE |
| Bit 7 | CAPOW2IE |
| Bit 6 | CMPCAP2IE |
| Bit 5 | CAPOW1IE |
| Bit 4 | CMPCAP1IE |
| Bit 3 | CAPOW0IE |
| Bit 2 | CMPCAP0IE |
| Bit 1 | CNTMAXIE |
| Bit 0 | CNTZEROIE |
| | |

These bits enable T16B Ch.n interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

T16BnINTE.CAPOW5IE bit: Capture 5 overwrite interrupt T16BnINTE.CAPOW4IE bit: Capture 4 overwrite interrupt T16BnINTE.CAPOW4IE bit: Capture 4 overwrite interrupt T16BnINTE.CAPOW3IE bit: Capture 3 overwrite interrupt T16BnINTE.CAPOW3IE bit: Capture 3 overwrite interrupt T16BnINTE.CAPOW3IE bit: Capture 2 overwrite interrupt T16BnINTE.CAPOW2IE bit: Capture 2 overwrite interrupt T16BnINTE.CAPOW1IE bit: Capture 1 overwrite interrupt T16BnINTE.CAPOW1IE bit: Capture 1 overwrite interrupt T16BnINTE.CAPOW0IE bit: Capture 1 overwrite interrupt T16BnINTE.CAPOW0IE bit: Capture 0 overwrite interrupt T16BnINTE.CAPOW0IE bit: Capture 0 overwrite interrupt T16BnINTE.CAPOW0IE bit: Compare/capture 0 interrupt T16BnINTE.CAPOW0IE bit: Compare/capture 0 interrupt T16BnINTE.CNTMAXIE bit: Counter MAX interrupt

T16BnINTE.CNTZEROIE bit: Counter zero interrupt

Notes: • The configuration of the T16BnINTE.CAPOWmIE and T16BnINTE.CMPCAPmIE bits depends on the model. The bits corresponding to the comparator/capture circuits that do not exist are read-only bits and are always fixed at 0.

 To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts. T16B Ch.n Comparator/Capture m Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|-------------|---------|-------|-----|---------|
| T16BnCCCTLm | 15 | SCS | 0 | H0 | R/W | _ |
| | 14–12 | CBUFMD[2:0] | 0x0 | H0 | R/W | |
| | 11–10 | CAPIS[1:0] | 0x0 | H0 | R/W | |
| | 9–8 | CAPTRG[1:0] | 0x0 | H0 | R/W | |
| | 7 | _ | 0 | - | R | |
| | 6 | TOUTMT | 0 | H0 | R/W | |
| | 5 | TOUTO | 0 | H0 | R/W | |
| | 4–2 | TOUTMD[2:0] | 0x0 | H0 | R/W | |
| | 1 | TOUTINV | 0 | H0 | R/W | |
| | 0 | CCMD | 0 | H0 | R/W | |

Bit 15 SCS

This bit selects either synchronous capture mode or asynchronous capture mode.

1 (R/W): Synchronous capture mode 0 (R/W): Asynchronous capture mode

For more information, refer to "Comparator/Capture Block Operations - Synchronous capture mode/ asynchronous capture mode." The T16BnCCCTLm.SCS bit is control bit for capture mode and is ineffective in comparator mode.

Bits 14-12 CBUFMD[2:0]

These bits select the timing to load the comparison value written in the T16BnCCRm register to the compare buffer. The T16BnCCCTLm.CBUFMD[2:0] bits are control bits for comparator mode and are ineffective in capture mode.

Table 14.6.3 Timings to Load Comparison Value to Compare Buffer

| | | Timings to Load Companson value to Compare Bullet | | | |
|----------------------------------|--------------|--|--|--|--|
| T16BnCCCTLm. CBUFMD[2:0] bits | Count mode | Comparison Value load timing | | | |
| 0x7-0x5 | Reserved | | | | |
| 0x4 | Up mode | When the counter becomes equal to the comparison value set previously | | | |
| | | Also the counter is reset to 0x0000 simultaneously. | | | |
| | Down mode | When the counter becomes equal to the comparison value set previously | | | |
| | | Also the counter is reset to the MAX value simultaneously. | | | |
| | Up/down mode | When the counter becomes equal to the comparison value set previously | | | |
| | | Also the counter is reset to 0x0000 simultaneously. | | | |
| 0x3 | Up mode | mode When the counter reverts to 0x0000 | | | |
| | Down mode | When the counter reverts to the MAX value | | | |
| | Up/down mode | When the counter becomes equal to the comparison value set previously or | | | |
| | | when the counter reverts to 0x0000 | | | |
| 0x2 | Up mode | When the counter becomes equal to the comparison value set previously | | | |
| | Down mode | | | | |
| | Up/down mode | | | | |
| 0x1 | Up mode | When the counter reaches the MAX value | | | |
| | Down mode | When the counter reaches 0x0000 | | | |
| | Up/down mode | When the counter reaches 0x0000 or the MAX value | | | |
| 0x0 | Up mode | At the CLK_T16Bn rising edge after writing to the T16BnCCRm register | | | |
| | Down mode | | | | |
| | Up/down mode | | | | |

Bits 11-10 CAPIS[1:0]

These bits select the trigger signal for capturing (see Table 14.6.4). The T16BnCCCTLm.CAPIS[1:0] bits are control bits for capture mode and are ineffective in comparator mode.

Bits 9-8 CAPTRG[1:0]

These bits select the trigger edge(s) of the trigger signal at which the counter value is captured in the T16BnCCRm register in capture mode (see Table 14.6.4). The T16BnCCCTLm.CAPTRG[1:0] bits are control bits for capture mode and are ineffective in comparator mode.

Table 14.6.4 Trigger Signal/Edge for Capturing Counter Value

| T16BnCCCTLm. | Trigger condition | | | | | |
|------------------|---|--|--|--|--|--|
| CAPTRG[1:0] bits | T16BnCCCTLm.CAPIS[1:0] bits (Trigger signal) | | | | | |
| (Trigger edge) | 0x0 (External trigger signal) | 0x0 (External trigger signal) | | | | |
| 0x3 (↑ & ↓) | Rising or falling edge of the CAPnm pin input | Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x2 to 0x3, or | | | | |
| | signal | from 0x3 to 0x2 | | | | |
| 0x2 (↓) | Falling edge of the CAPnm pin input signal | Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x3 to 0x2 | | | | |
| 0x1 (1) | Rising edge of the CAPnm pin input signal | Altering the T16BnCCCTLm.CAPIS[1:0] bits from 0x2 to 0x3 | | | | |
| 0x0 | Not triggered (disable capture function) | | | | | |

Bit 7 Reserved

Bit 6 TOUTMT

This bit selects whether the comparator MATCH signal of another system is used for generating the TOUT*nm* signal or not.

1 (R/W): Generate TOUT using two comparator MATCH signals of the comparator circuit pair (0 and 1, 2 and 3, 4 and 5)

0 (R/W): Generate TOUT using one comparator MATCH signal of comparator m and the counter MAX or ZERO signals

The T16BnCCCTLm.TOUTMT bit is control bit for comparator mode and is ineffective in capture mode.

Bit 5 TOUTO

This bit sets the TOUTnm signal output level when software control mode (T16BnCCCTLm.TOUT-MD[2:0] = 0x0) is selected for the TOUTnm output.

1 (R/W): High level output 0 (R/W): Low level output

The T16BnCCCTLm.TOUTO bit is control bit for comparator mode and is ineffective in capture mode.

Bits 4-2 TOUTMD[2:0]

These bits configure how the TOUT*nm* signal waveform is changed by the comparator MATCH and counter MAX/ZERO signals.

The T16BnCCCTLm.TOUTMD[2:0] bits are control bits for comparator mode and are ineffective in capture mode.

Table 14.6.5 TOUT Generation Mode

| | | 14510 14.0.0 | | ioration wodo | |
|---------------------|----------------------------|-------------------------------------|------------------|---|--|
| T16BnCCCTLm. | | TOUT generation mode and operations | | | |
| TOUTMD[2:0] bits | T16BnCCCTLm. TOUTMT bit | Count mode | Output signal | Change in the signal | |
| 0x7 | Reset/set mode | | | | |
| | 0 | Up count mode Up/down count mode | TOUTnm | The signal becomes inactive by the MATCH signal and it becomes active by the MAX signal. | |
| | | Down count mode | TOUTnm | The signal becomes inactive by the MATCH signal and it becomes active by the ZERO signal. | |
| | 1 | All count modes | TOUTnm | The signal becomes inactive by the MATCH m signal and it becomes active by the MATCH $m+1$ signal. | |
| | | | TOUTnm+1 | The signal becomes inactive by the MATCH <i>m</i> +1 signal and it becomes active by the MATCH <i>m</i> signal. | |
| 0x6 | Toggle/set mode | , | | | |
| | 0 | Up count mode Up/down count mode | TOUTnm | The signal is inverted by the MATCH signal and it becomes active by the MAX signal. | |
| | | Down count mode | TOUTnm | The signal is inverted by the MATCH signal and it becomes active by the ZERO signal. | |
| 1 | | All count modes | TOUTnm | The signal is inverted by the MATCH <i>m</i> signal and it becomes active by the MATCH <i>m</i> +1 signal. | |
| | | | TOUTnm+1 | The signal is inverted by the MATCH <i>m</i> +1 signal and it becomes active by the MATCH <i>m</i> signal. | |
| 0x5 | Reset mode | | | <u> </u> | |
| | 0 | All count modes | TOUTnm | The signal becomes inactive by the MATCH signal. | |
| | 1 | All count modes | TOUTnm | The signal becomes inactive by the MATCH m or MATCH $m+1$ signal. | |
| | | | TOUTnm+1 | The signal becomes inactive by the MATCH $m+1$ or MATCH m signal. | |

| T16BnCCCTLm. | TOUT generation mode and operations | | | | | | |
|---------------------|-------------------------------------|----------------------------------|------------------|---|--|--|--|
| TOUTMD[2:0] bits | T16BnCCCTLm. TOUTMT bit | Count mode | Output signal | Change in the signal | | | |
| 0x4 | Toggle mode | | | | | | |
| | 0 | All count modes | TOUTnm | The signal is inverted by the MATCH signal. | | | |
| | 1 | All count modes | TOUTnm | The signal is inverted by the MATCHm or MATCHm+1 signal. | | | |
| | | | TOUTnm+1 | The signal is inverted by the MATCHm+1 or MATCHm signal. | | | |
| 0x3 | Set/reset mode | | | | | | |
| | 0 | Up count mode Up/down count mode | TOUTnm | The signal becomes active by the MATCH signal and it becomes inactive by the MAX signal. | | | |
| | | Down count mode | TOUTnm | The signal becomes active by the MATCH signal and it becomes inactive by the ZERO signal. | | | |
| | 1 | All count modes | TOUTnm | The signal becomes active by the MATCH <i>m</i> signal and it becomes inactive by the MATCH <i>m</i> +1 signal. | | | |
| | | | TOUTnm+1 | The signal becomes active by the MATCH $m+1$ signal and it becomes inactive by the MATCH m signal. | | | |
| 0x2 | Toggle/reset mode | | | | | | |
| | 0 | Up count mode Up/down count mode | TOUTnm | The signal is inverted by the MATCH signal and it becomes inactive by the MAX signal. | | | |
| | | Down count mode | TOUTnm | The signal is inverted by the MATCH signal and it becomes inactive by the ZERO signal. | | | |
| | 1 | All count modes | TOUTnm | The signal is inverted by the MATCH m signal and it becomes inactive by the MATCH $m+1$ signal. | | | |
| | | | TOUTnm+1 | The signal is inverted by the MATCHm+1 signal and it becomes inactive by the MATCHm signal. | | | |
| 0x1 | Set mode | | | | | | |
| | 0 | All count modes | TOUTnm | The signal becomes active by the MATCH signal. | | | |
| | 1 | All count modes | TOUTnm | The signal becomes active by the MATCH m or MATCH $m+1$ signal. | | | |
| | | | TOUTnm+1 | The signal becomes active by the MATCHm+1 or MATCHm signal. | | | |
| 0x0 | Software contro | mode | • | | | | |
| | * | All count modes | TOUTnm | The signal becomes active by setting the T16BnCCCTLm. TOUTO bit to 1 and it becomes inactive by setting to 0. | | | |

Bit 1 TOUTINV

This bit selects the TOUTnm signal polarity.

1 (R/W): Inverted (active low) 0 (R/W): Normal (active high)

The T16BnCCCTLm.TOUTINV bit is control bit for comparator mode and is ineffective in capture mode.

Bit 0 CCMD

This bit selects the operating mode of the comparator/capture circuit m.

1 (R/W): Capture mode (T16BnCCRm register = capture register)

0 (R/W): Comparator mode (T16BnCCRm register = compare data register)

T16B Ch.n Compare/Capture m Data Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| T16BnCCRm | 15–0 | CC[15:0] | 0x0000 | H0 | R/W | _ |

Bits 15-0 CC[15:0]

In comparator mode, this register is configured as the compare data register and used to set the comparison value to be compared with the counter value.

In capture mode, this register is configured as the capture register and the counter value captured by the capture trigger signal is loaded.

15 IR Remote Controller (REMC2)

15.1 Overview

The REMC2 circuit generates infrared remote control output signals. This circuit can also be applicable to an EL lamp drive circuit by adding a simple external circuit.

The features of the REMC2 are listed below.

- · Outputs an infrared remote control signal.
- · Includes a carrier generator.
- Flexible carrier signal generation and data pulse width modulation.
- Automatic data setting function for continuous data transmission.
- Output signal inverting function supporting various formats.
- EL lamp drive waveform can be generated for an application example.

Figure 15.1.1 shows the REMC2 configuration.

Table 15.1.1 REMC2 Channel Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M13 | | |
|--------------------|-----------------------|----------|--|--|
| Number of channels | 1 transmitter channel | | | |
| | | | | |
| | EMC2 | | | |




Figure 15.1.1 REMC2 Configuration

15.2 Input/Output Pins and External Connections

15.2.1 Output Pin

Table 15.2.1.1 shows the REMC2 pin.

Table 15.2.1.1 REMC2 Pin

| Pin name | I/O* | Initial status* | Function |
|----------|------|-----------------|---|
| REMO | 0 | O (L) | IR remote controller transmit data output |
| CLPLS | 0 | O (L) | IR remote controller clear pulse output |

* Indicates the status when the pin is configured for the REMC2.

If the port is shared with the REMC2 pin and other functions, the REMC2 output function must be assigned to the port before activating the REMC2. For more information, refer to the "I/O Ports" chapter.

15.2.2 External Connections

Figure 15.2.2.1 shows a connection example between the REMC2 and an external infrared module.




Figure 15.2.2.1 Connection Example Between REMC2 and External Infrared Module

15.3 Clock Settings

15.3.1 REMC2 Operating Clock

When using the REMC2, the REMC2 operating clock CLK_REMC2 must be supplied to the REMC2 from the clock generator. The CLK_REMC2 supply should be controlled as in the procedure shown below.

- Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following REMCLK register bits:
 - REMCLK.CLKSRC[1:0] bits (Clock source selection)
 - REMCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

15.3.2 Clock Supply in SLEEP Mode

When using REMC2 during SLEEP mode, the REMC2 operating clock CLK_REMC2 must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_REMC2 clock source.

If the CLGOSC.xxxxSLPC bit for the CLK_REMC2 clock source is 1, the CLK_REMC2 clock source is deactivated during SLEEP mode and REMC2 stops with the register settings maintained at those before entering SLEEP mode. After the CPU returns to normal mode, CLK_REMC2 is supplied and the REMC2 operation resumes.

15.3.3 Clock Supply in DEBUG Mode

The CLK_REMC2 supply during DEBUG mode should be controlled using the REMCLK.DBRUN bit.

The CLK_REMC2 supply to the REMC2 is suspended when the CPU enters DEBUG mode if the REMCLK. DBRUN bit = 0. After the CPU returns to normal mode, the CLK_REMC2 supply resumes. Although the REMC2 stops operating when the CLK_REMC2 supply is suspended, the output pin and registers retain the status before DEBUG mode was entered. If the REMCLK.DBRUN bit = 1, the CLK_REMC2 supply is not suspended and the REMC2 will keep operating in DEBUG mode.

15.4 Operations

15.4.1 Initialization

The REMC2 should be initialized with the procedure shown below.

- 1. Write 1 to the REMDBCTL.REMCRST bit. (Reset REMC2)
- 2. Configure the REMCLK.CLKSRC[1:0] and REMCLK.CLKDIV[3:0] bits. (Configure operating clock)
- 3. Assign the REMC2 output function to the port. (Refer to the "I/O Ports" chapter.)

4. Configure the following REMDBCTL register bits:

Set the REMDBCTL.MODEN bit to 1. (Enable count operation clock)
 REMDBCTL.TRMD bit (Select repeat mode/one-shot mode)

- Set the REMDBCTL.BUFEN bit to 1. (Enable compare buffer)

- REMDBCTL.REMOINV bit (Configure inverse logic output signal)

5. Configure the following REMCARR register bits:

REMCARR.CRPER[7:0] bit (Set carrier signal cycle)
 REMCARR.CRDTY[7:0] bit (Set carrier signal duty)

6. Set the REMCCTL.CARREN bit. (Enable/disable carrier modulation)

7. Set the following bits when using the interrupt:

Write 1 to the interrupt flags in the REMINTF register. (Clear interrupt flags)
 Set the interrupt enable bits in the REMINTE register to 1. (Enable interrupts)

15.4.2 Data Transmission Procedures

Starting data transmission

The following shows a procedure to start data transmission.

Set the REMAPLEN.APLEN[15:0] bits. (Set data signal duty)
 Set the REMDBLEN.DBLEN[15:0] bits. (Set data signal cycle)

3. Set the following REMDBCTL register bits:

- Set the REMDBCTL.PRESET bit to 1. (Reset internal counters)

- Set the REMDBCTL.PRUN bit to 1. (Start counting)

Continuous data transmission control

The following shows a procedure to send data continuously after starting data transmission (after Step 3 above).

- Set the duty and cycle for the subsequent data to the REMAPLEN.APLEN[15:0] and REMDBLEN.
 DBLEN[15:0] bits, respectively, before a compare DB interrupt (REMINTF.DBIF bit = 1) occurs. (It is not necessary to rewrite settings when sending the same data with the current settings.)
- 2. Wait for a compare DB interrupt (REMINTF.DBIF bit = 1).
- 3. Repeat Steps 1 and 2 until the end of data.

Terminating data transmission

The following shows a procedure to terminate data transmission.

1. Wait for a compare DB interrupt (REMINTF.DBIF bit = 1).

2. Set the REMDBCTL.PRUN bit to 0. (Stop counting)

3. Set the REMDBCTL.MODEN bit to 0. (Disable count operation clock)

15.4.3 REMO Output Waveform

Carrier refers to infrared frequency in infrared remote control communication. Note, however, that carrier in this manual refers to sub-carrier used in infrared remote control communication, as REMC2 does not control infrared rays directly.

The REMC2 outputs the logical AND between the carrier signal output from the carrier generator and the data signal output from the data signal generator. Figure 15.4.3.1 shows an example of the output waveform.




Figure 15.4.3.1 REMO Output Waveform Example

Carrier signal

The carrier signal is generated by comparing the values of the 8-bit counter for carrier generation that runs with CLK_REMC2 and the setting values of the REMCARR.CRDTY[7:0] and REMCARR.CRPER[7:0] bits. Figure 15.4.3.2 shows an example of the carrier signal generated.

Example) REMCARR.CRDTY[7:0] bits = 2, REMCARR.CRPER[7:0] bits = 8




Figure 15.4.3.2 Example of Carrier Signal Generated

The carrier signal frequency and duty ratio can be calculated by the equations shown below.

Carrier frequency =
$$\frac{\text{fCLK_REMC2}}{\text{CRPER} + 1}$$
 Duty ratio = $\frac{\text{CRDTY} + 1}{\text{CRPER} + 1}$ (Eq. 15.1)

Where

fclk_remc2: CLK_REMC2 frequency [Hz]

CRPER: REMCARR.CRPER[7:0] bit-setting value (1–255)
CRDTY: REMCARR.CRDTY[7:0] bit-setting value (0–254)
* REMCARR.CRDTY[7:0] bits < REMCARR.CRPER[7:0] bits

The 8-bit counter for carrier generation is reset by the REMDBCTL.PRESET bit and is started/stopped by the REMDBCTL.PRUN bit in conjunction with the 16-bit counter for data signal generation. When the counter value is matched with the REMCARR.CRDTY[7:0] bits, the carrier signal waveform is inverted. When the counter value is matched with the REMCARR.CRPER[7:0] bits, the carrier signal waveform is inverted and the counter is reset to 0x00.

Data signal

The data signal is generated by comparing the values of the 16-bit counter for data signal generation (REM-DBCNT.DBCNT[15:0] bits) that runs with CLK_REMC2 and the setting values of the REMAPLEN. APLEN[15:0] and REMDBLEN.DBLEN[15:0] bits. Figure 15.4.3.3 shows an example of the data signal generated.

Example) REMAPLEN.APLEN[15:0] bits = 0x0bd0, REMDBLEN.DBLEN[15:0] bits = 0x11b8, REMDBCTL.TRMD bit = 0 (repeat mode), REMDBCTL.REMOINV bit = 0 (signal logic non-inverted)




Figure 15.4.3.3 Example of Data Signal Generated

The data length and duty ratio of the pulse-width-modulated data signal can be calculated with the equations shown below.

Data length =
$$\frac{\text{DBLEN} + 1}{\text{fcl.k REMC2}}$$
 Duty ratio = $\frac{\text{APLEN} + 1}{\text{DBLEN} + 1}$ (Eq. 15.2)

Where

fclk_remc2: CLK_REMC2 frequency [Hz]

DBLEN: REMDBLEN.DBLEN[15:0] bit-setting value (1–65,535)
APLEN: REMAPLEN.APLEN[15:0] bit-setting value (0–65,534)
* REMAPLEN.APLEN[15:0] bits < REMDBLEN.DBLEN[15:0] bits

The 16-bit counter for data signal generation is reset by the REMDBCTL.PRESET bit and is started/stopped by the REMDBCTL.PRUN bit. When the counter value is matched with the REMAPLEN.APLEN[15:0] bits (compare AP), the data signal waveform is inverted. When the counter value is matched with the REMDBLEN. DBLEN[15:0] bits (compare DB), the data signal waveform is inverted and the counter is reset to 0x0000. A different interrupt can be generated when the counter value is matched with the REMDBLEN.DBLEN[15:0] and REMAPLEN.APLEN[15:0] bits, respectively.

Repeat mode and one-shot mode

When the 16-bit counter for data signal generation is set to repeat mode (REMDBCTL.TRMD bit = 0), the counter keeps operating until it is stopped using the REMDBCTL.PRUN bit. When the counter is set to one-shot mode (REMDBCTL.TRMD bit = 1), the counter stops automatically when the counter value is matched with the REMDBLEN.DBLEN[15:0] bit-setting value.

15.4.4 Continuous Data Transmission and Compare Buffers

Figure 15.4.4.1 shows an operation example of continuous data transmission with the compare buffer enabled.

Example) REMDBCTL.TRMD bit = 0 (repeat mode), REMDBCTL.BUFEN bit = 1 (compare buffer enabled), REMDBCTL.REMOINV bit = 0 (signal logic non-inverted)




Figure 15.4.4.1 Continuous Data Transmission Example

When the compare buffer is disabled (REMDBCTL.BUFEN bit = 0), the 16-bit counter value is directly compared with the REMAPLEN.APLEN[15:0] and REMDBLEN.DBLEN[15:0] bit values. The comparison value is altered immediately after the REMAPLEN.APLEN[15:0] or REMDBLEN.DBLEN[15:0] bits are rewritten.

When the compare buffer is enabled (REMDBCTL.BUFEN bit = 1), the REMAPLEN.APLEN[15:0] and REMDBLEN.DBLEN[15:0] bit values are loaded into the compare buffers provided respectively (REMAPLEN buffer and REMDBLEN buffer) and the 16-bit counter value is compared with the compare buffers.

The comparison values are loaded into the compare buffers when the 16-bit counter is matched with the REM-DBLEN buffer (when the count for the data length has completed). Therefore, the next transmit data can be set during the current data transmission. When the compare buffers are enabled, the buffer status flags (REMINTF. APLENBSY bit and REMINTF.DBLENBSY bit) become effective. The flag is set to 1 when the setting value is written to the register and cleared to 0 when the written value is transferred to the buffer.

15.5 Interrupts

The REMC2 has a function to generate the interrupts shown in Table 15.5.1.

Table 15.5.1 REMC2 Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|------------|----------------|--|------------------------------------|
| Compare AP | REMINTF.APIF | When the REMAPLEN register (or REMAPLEN | Writing 1 to the interrupt flag or |
| | | buffer) value and the 16-bit counter for data signal | the REMDBCTL.REMCRST bit |
| | | generation are matched | |
| Compare DB | REMINTF.DBIF | When the REMDBLEN register (or REMDBLEN | Writing 1 to the interrupt flag or |
| | | buffer) value and the 16-bit counter for data signal | the REMDBCTL.REMCRST bit |
| | | generation are matched | |

The REMC2 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

15.6 Application Example: Driving EL Lamp

The REMC2 can be used to simply drive an EL lamp as an application example. Figures 15.6.1 and 15.6.2 show an example of an EL lamp drive circuit and an example of the drive waveform generated, respectively. For details of settings and an example of components, refer to the Application Note provided separately.




Figure 15.6.1 Example of EL Lamp Drive Circuit




Figure 15.6.2 Example of Generated Drive Waveform

The REMO and CLPLS signals are output from the respective pins while the REMDBCTL.PRUN bit = 1. The difference between the setting values of the REMDBLEN.DBLEN[15:0] bits and REMAPLEN.APLEN[15:0] bits becomes the CLPLS pulse width (high period).

15.7 Control Registers

REMC2 Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remar |
|---------------|------|-------------|---------|-------|-----|-------|
| REMCLK | 15–9 | - | 0x00 | _ | R | _ |
| | 8 | DBRUN | 0 | H0 | R/W | |
| | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | 3–2 | _ | 0x0 | - | R | |
| | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the REMC2 operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bits 7-4 CLKDIV[3:0]

These bits select the division ratio of the REMC2 operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the REMC2.

Table 15.7.1 Clock Source and Division Ratio Settings

| REMCLK. | REMCLK.CLKSRC[1:0] bits | | | | | | | |
|------------------|-------------------------|-------|----------|-------|--|--|--|--|
| | 0x0 | 0x1 | 0x2 | 0x3 | | | | |
| CLKDIV[3:0] bits | IOSC | OSC1 | OSC3 | EXOSC | | | | |
| 0xf | 1/32,768 | 1/1 | 1/32,768 | 1/1 | | | | |
| 0xe | 1/16,384 | | 1/16,384 | | | | | |
| 0xd | 1/8,192 | | 1/8,192 | | | | | |
| 0xc | 1/4,096 | | 1/4,096 | | | | | |
| 0xb | 1/2,048 | | 1/2,048 | | | | | |
| 0xa | 1/1,024 | | 1/1,024 | | | | | |
| 0x9 | 1/512 | | 1/512 | | | | | |
| 0x8 | 1/256 | 1/256 | 1/256 | | | | | |
| 0x7 | 1/128 | 1/128 | 1/128 | | | | | |
| 0x6 | 1/64 | 1/64 | 1/64 | | | | | |
| 0x5 | 1/32 | 1/32 | 1/32 | | | | | |
| 0x4 | 1/16 | 1/16 | 1/16 | | | | | |
| 0x3 | 1/8 | 1/8 | 1/8 | | | | | |
| 0x2 | 1/4 | 1/4 | 1/4 | | | | | |
| 0x1 | 1/2 | 1/2 | 1/2 | | | | | |
| 0x0 | 1/1 | 1/1 | 1/1 | | | | | |

⁽Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

Note: The REMCLK register settings can be altered only when the REMDBCTL.MODEN bit = 0.

REMC2 Data Bit Counter Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-------|----------|---------|-------|-----|-----------------------------|
| REMDBCTL | 15–10 | | 0x00 | _ | R | _ |
| | 9 | PRESET | 0 | H0/S0 | R/W | Cleared by writing 1 to the |
| | 8 | PRUN | 0 | H0/S0 | R/W | REMDBCTL.REMCRST bit. |
| | 7–5 | _ | 0x0 | - | R | _ |
| | 4 | REMOINV | 0 | H0 | R/W | |
| | 3 | BUFEN | 0 | H0 | R/W | |
| | 2 | TRMD | 0 | H0 | R/W | |
| | 1 | REMCRST | 0 | H0 | W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bits 15-10 Reserved

Bit 9 PRESET

This bit resets the internal counters (16-bit counter for data signal generation and 8-bit counter for carrier generation).

1 (W): Reset 0 (W): Ineffective

1 (R): Resetting in progress

0 (R): Resetting finished or normal operation

Before the counter can be reset using this bit, the REMDBCTL.MODEN bit must be set to 1.

This bit is cleared to 0 after the counter reset operation has finished or when 1 is written to the REM-DBCTL.REMCRST bit.

Bit 8 PRUN

This bit starts/stops counting by the internal counters (16-bit counter for data signal generation and 8-bit counter for carrier generation).

1 (W): Start counting 0 (W): Stop counting

1 (R): Counting

0 (R): Idle

Before the counter can start counting by this bit, the REMDBCTL.MODEN bit must be set to 1. While the counter is running, writing 0 to the REMDBCTL.PRUN bit stops count operations. When the counter stops by occurrence of a compare DB in one-shot mode, this bit is automatically cleared to 0.

Bits 7-5 Reserved

Bit 4 REMOINV

This bit inverts the REMO output signal.

1 (R/W): Inverted 0 (R/W): Non-inverted

For more information, see Figure 15.4.3.1.

Bit 3 BUFEN

This bit enables or disables the compare buffers.

1 (R/W): Enable 0 (R/W): Disable

For more information, refer to "Continuous Data Transmission and Compare Buffers."

Note: The REMDBCTL.BUFEN bit must be set to 0 when setting the data signal duty and cycle for the first time.

Bit 2 TRMD

This bit selects the operation mode of the 16-bit counter for data signal generation.

1 (R/W): One-shot mode 0 (R/W): Repeat mode

For more information, refer to "REMO Output Waveform, Data signal."

Bit 1 REMCRST

This bit issues software reset to the REMC2.

1 (W): Issue software reset

0 (W): Ineffective

1 (R): Software reset is executing.

0 (R): Software reset has finished. (During normal operation)

Setting this bit resets the REMC2 internal counters and interrupt flags. This bit is automatically cleared after the reset processing has finished.

Bit 0 MODEN

This bit enables the REMC2 operations.

1 (R/W): Enable REMC2 operations (The operating clock is supplied.) 0 (R/W): Disable REMC2 operations (The operating clock is stopped.)

Note: If the REMDBCTL.MODEN bit is altered from 1 to 0 while sending data, the data being sent cannot be guaranteed. When setting the REMDBCTL.MODEN bit to 1 again after that, be sure to write 1 to the REMDBCTL.REMCRST bit as well.

REMC2 Data Bit Counter Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|-----------------------------|
| REMDBCNT | 15–0 | DBCNT[15:0] | 0x0000 | H0/S0 | R | Cleared by writing 1 to the |
| | | | | | | REMDBCTL.REMCRST bit. |

Bits 15-0 DBCNT[15:0]

The current value of the 16-bit counter for data signal generation can be read out through these bits.

REMC2 Data Bit Active Pulse Length Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|--------------------------------|
| REMAPLEN | 15–0 | APLEN[15:0] | 0x0000 | H0 | R/W | Writing enabled when REMDBCTL. |
| | | | | | | MODEN bit = 1. |

Bits 15-0 APLEN[15:0]

These bits set the active pulse length of the data signal (high period when the REMDBCTL.RE-MOINV bit = 0 or low period when the REMDBCTL.REMOINV bit = 1).

The REMO pin output is set to the active level from the 16-bit counter for data signal generation = 0x0000 and it is inverted to the inactive level when the counter exceeds the REMAPLEN. APLEN[15:0] bit-setting value. The data signal duty ratio is determined by this setting and the REM-DBLEN.DBLEN[15:0] bit-setting. (See Figure 15.4.3.3.)

Before this register can be rewritten, the REMDBCTL.MODEN bit must be set to 1.

REMC2 Data Bit Length Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|--------------------------------|
| REMDBLEN | 15–0 | DBLEN[15:0] | 0x0000 | H0 | R/W | Writing enabled when REMDBCTL. |
| | | | | | | MODEN bit = 1. |

Bits 15-0 DBLEN[15:0]

These bits set the data length of the data signal (length of one cycle).

A data signal cycle begins with the 16-bit counter for data signal generation = 0x0000 and ends when the counter exceeds the REMDBLEN.DBLEN[15:0] bit-setting value. (See Figure 15.4.3.3.)

Before this register can be rewritten, the REMDBCTL.MODEN bit must be set to 1.

REMC2 Status and Interrupt Flag Register

| | | | • | | | |
|---------------|-------|----------|---------|-------|-----|---|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| REMINTF | 15–11 | _ | 0x00 | _ | R | - |
| | 10 | DBCNTRUN | 0 | H0/S0 | R | Cleared by writing 1 to the REMDBCTL.REMCRST bit. |
| | 9 | DBLENBSY | 0 | H0 | R | Effective when the REMDBCTL. |
| | 8 | APLENBSY | 0 | H0 | R | BUFEN bit = 1. |
| | 7–2 | - | 0x00 | - | R | - |
| | 1 | DBIF | 0 | H0/S0 | R/W | Cleared by writing 1 to this bit or the REMDBCTL.REMCRST bit. |
| | 0 | APIF | 0 | H0/S0 | R/W | TREIVIDECTE. REIVICES FOIL. |

Bits 15-11 Reserved

Bit 10 DBCNTRUN

This bit indicates whether the 16-bit counter for data signal generation is running or not. (See Figure 15.4.4.1.)

1 (R): Running (Counting)

0 (R): Idle

Bit 9 DBLENBSY

This bit indicates whether the value written to the REMDBLEN.DBLEN[15:0] bits is transferred to the REMDBLEN buffer or not. (See Figure 15.4.4.1.)

1 (R): Transfer to the REMDBLEN buffer has not completed.

0 (R): Transfer to the REMDBLEN buffer has completed.

While this bit is set to 1, writing to the REMDBLEN.DBLEN[15:0] bits is ineffective.

Bit 8 APLENBSY

This bit indicates whether the value written to the REMAPLEN.APLEN[15:0] bits is transferred to the REMAPLEN buffer or not. (See Figure 15.4.4.1.)

1 (R): Transfer to the REMAPLEN buffer has not completed.

0 (R): Transfer to the REMAPLEN buffer has completed.

While this bit is set to 1, writing to the REMAPLEN.APLEN[15:0] bits is ineffective.

Bits 7-2 Reserved

Bit 1 DBIF Bit 0 APIF

These bits indicate the REMC2 interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

REMINTF.DBIF bit: Compare DB interrupt REMINTF.APIF bit: Compare AP interrupt

These interrupt flags are also cleared to 0 when 1 is written to the REMDBCTL.REMCRST bit.

REMC2 Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| REMINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–2 | _ | 0x00 | - | R | |
| | 1 | DBIE | 0 | H0 | R/W | |
| | 0 | APIE | 0 | H0 | R/W | |

Bits 15-2 Reserved

Bit 1 DBIE Bit 0 APIE

These bits enable REMC2 interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

REMINTE.DBIE bit: Compare DB interrupt REMINTE.APIE bit: Compare AP interrupt

REMC2 Carrier Waveform Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| REMCARR | 15–8 | CRDTY[7:0] | 0x00 | H0 | R/W | _ |
| | 7–0 | CRPER[7:0] | 0x00 | H0 | R/W | |

Bits 15-8 CRDTY[7:0]

These bits set the high level period of the carrier signal.

The carrier signal is set to high level from the 8-bit counter for carrier generation = 0x00 and it is inverted to low level when the counter exceeds the REMCARR.CRDTY[7:0] bit-setting value. The carrier signal duty ratio is determined by this setting and the REMCARR.CRPER[7:0] bit-setting. (See Figure 15.4.3.2.)

Bits 7-0 CRPER[7:0]

These bits set the carrier signal cycle.

A carrier signal cycle begins with the 8-bit counter for carrier generation = 0x00 and ends when the counter exceeds the REMCARR.CRPER[7:0] bit-setting value. (See Figure 15.4.3.2.)

REMC2 Carrier Modulation Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| REMCCTL | 15–8 | - | 0x00 | - | R | - |
| | 7–1 | _ | 0x00 | - | R | |
| | 0 | CARREN | 0 | H0 | R/W | |

Bits 15-1 Reserved

Bit 0 CARREN

This bit enables carrier modulation. 1 (R/W): Enable carrier modulation

0 (R/W): Disable carrier modulation (output data signal only)

Note: When carrier modulation is disabled, the REMDBCTL.REMOINV bit should be set to 0.

16 Seven-Segment LED Controller (LEDC)

16.1 Overview

LEDC is a seven-segment LED module control circuit. The features of the LEDC are listed below.

- Supports a maximum of eight digits of seven-segment LED modules. (Note: See the table below.)
- Dynamic lighting method (Lighting of the LED module is controlled dynamically using the segment signals common to all digits and the common signals that activate each digit in time division.)
- Allows selection of the clock source and division ratio to finely set the dynamic lighting cycle.
- Four-level brightness adjustment function (achieved by changing the common signal on time)
- Allows software to select anode common or cathode common.
- Allows software to configure the COM/SEG pin status at off time (specified level output, Hi-Z).
- · Can generate interrupts in the common signal cycles.

Figure 16.1.1 shows the LEDC configuration.

Table 16.1.1 LEDC Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M13 | | | |
|----------------------|------------------------------|---|--|--|--|
| LED module supported | Maximum of five digits of se | Maximum of five digits of seven-segment LED modules | | | |
| SEG/COM outputs | 8SEG > | C5COM | | | |

* The S1C17M12/M13 power supply has been regulated for anode common.




Figure 16.1.1 LEDC Configuration

16.2 Output Pins and External Connections

16.2.1 List of Output Pins

Table 16.2.1.1 lists the LEDC pins.

Table 16.2.1.1 List of LEDC Pins

| Pin name | I/O*1 | Initial status*1 | Function |
|----------|-------|------------------|---------------------|
| COM0-7 | 0 | O (L) | Common output pins |
| SEG0-7 | 0 | Hi-Z | Segment output pins |

*1: Indicates the status when the pin is configured for LEDC.

If the port is shared with the LEDC pin and other functions, the LEDC output function must be assigned to the port before activating the LEDC. For more information, refer to the "I/O Ports" chapter.

16.2.2 External Connections

Figure 16.2.2.1 shows a connection diagram between LEDC and seven-segment LED modules.




Figure 16.2.2.1 Connections between LEDC and Seven-Segment LED Modules

The resistance value of R (current limiting resistor) should be determined after being evaluated using the actual target system.

16.3 Clock Settings

16.3.1 LEDC Operating Clock

When using LEDC, the LEDC operating clock CLK LEDC must be supplied to the LEDC from the clock generator. The CLK_LEDC supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped (refer to "Clock Generator" in the "Power Supply, Reset, and Clocks" chapter).
- 2. Set the following LEDCCLK register bits:
 - LEDCCLK.CLKSRC[1:0] bits (Clock source selection)
 - LEDCCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency

16.3.2 Clock Supply in SLEEP Mode

When using LEDC during SLEEP mode, the LEDC operating clock CLK LEDC must be configured so that it will keep supplying by writing 0 to the CLGOSC.xxxxSLPC bit for the CLK_LEDC clock source.

16.3.3 Clock Supply in DEBUG Mode

The CLK_LEDC supply during DEBUG mode should be controlled using the LEDCCLK.DBRUN bit.

The CLK_LEDC supply to LEDC is suspended when the CPU enters DEBUG mode if the LEDCCLK.DBRUN bit = 0. After the CPU returns to normal mode, the CLK_LEDC supply resumes. Although LEDC stops operating when the CLK_LEDC supply is suspended, the registers retain the status before DEBUG mode was entered. If the LEDCCLK.DBRUN bit = 1, the CLK_LEDC supply is not suspended and LEDC will keep operating in DEBUG mode.

16.3.4 LED Lighting Cycle

The LEDC asserts a signal for the period set using the LEDCLPSET.LICLKDIV[7:0] bits to light the LED module of the corresponding digit. This operation is performed for the number of display digits set using the LEDCCTL. NDIGITS[2:0] bits by switching the COM signals sequentially (refer to "Drive Waveform"). The dynamic lighting is archived by repeating this operation.

Use the following equations to calculate the lighting period (COM signal active period) and lighting cycle of each LED module (each digit).

```
LP = \frac{(LICLKDIV + 1) \times 8}{f_{CLK\_LEDC}}  (Eq. 16.1)
```

 $LC = LP \times (NDIGITS + 1)$

(Eq. 16.2)

Where

LP: Lighting period of each COM (digit) [s]
LC: Lighting cycle of each COM (digit) [s]
fclk_led: LEDC operating clock frequency [Hz]

LICLKDIV: LEDCLPSET.LICLKDIV[7:0] setting value (0 to 255)

NDIGITS: LEDCCTL.NDIGITS[2:0] setting value (0 to 7*) * The maximum value depends on the model.

Example)

```
LEDCCLK.CLKSRC[1:0] bits = 0x2 (OSC3, 16 MHz = 62.5 ns)

LEDCCLK.CLKDIV[2:0] bits = 0x1 (Dividing into 1/32)

\rightarrow 1/fclk_ledc = 2 [\mus]

LEDCLPSET.LICLKDIV[7:0] bits = 0x22 (34 = Dividing into 1/35)

\rightarrow LP = 560 [\mus]

LEDCCTL.NDIGITS[2:0] bits = 0x4 (5-digit display)

\rightarrow LC = 2,800 [\mus]
```

16.4 Operations

16.4.1 Initialization

The LEDC should be initialized with the procedure shown below.

- 1. Assign the LEDC output function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the LEDCCLK.CLKSRC[1:0] and LEDCCLK.CLKDIV[2:0] bits. (Configure operating clock)
- 3. Configure the following LEDCCTL register bits:

Write 1 to the LEDCCTL.MODEN bit. (Enable LEDC operating clock)
 LEDCCTL.CMOFFMOD bit (Set driver state at COM off time)
 LEDCCTL.SGOFFMOD bit (Set driver state at SEG off time)
 LEDCCTL.COMMOD bit (Select common mode)

- LEDCCTL.BRITCNT[1:0] bits (Adjust brightness)

- LEDCCTL.NDIGITS[2:0] bits (Select number of display digits)

- 4. Set the LEDCLPSET.LICLKDIV[7:0] bits. (Set LED lighting period)
- 5. Write display data to the LEDCDAT** registers.

6. Set the following bits when using the interrupt:

Write 1 to the LEDCINTF.CM0LTIF bit. (Clear interrupt flag)
 Set the LEDCINTE.CM0LTIE bit to 1. (Enable LEDC interrupt)

16.4.2 Display On/Off

The seven-segment LED display state is controlled using the LEDCCTL.DSPON bit. The display is turned on by writing 1 to the LEDCCTL.DSPON bit and is turned off by writing 0. When the display is resumed by writing 1 to the LEDCCTL.DSPON bit after it is turned off, the COM0 always starts lighting first. When setting the LEDCCTL. MODEN bit to 0 with the display turned off, wait at least twice as long as the COM lighting period (LP) before writing 0 to the LEDCCTL.MODEN bit after 0 is written to the LEDCCTL.DSPON bit.

16.4.3 Common Mode

The LEDCCTL.COMMOD bit is provided to select a common mode (anode common or cathode common) according to the seven-segment LED module to be used. The driver states at the COM signal and SEG signal off times can also be set using the LEDCCTL.CMOFFMOD bit and the LEDCCTL.SGOFFMOD bit, respectively.

| | | 0 | | | |
|-----------------------|-------------------------|--------------------------|----------------|---------------------------------|---------------------------------|
| LEDCCTL. COMMOD bi | LEDCCTL. t CMOFFMOD bit | LEDCCTL. SGOFFMOD bit | Common mode | Driver state at COM off time | Driver state at SEG off time |
| 1 | 1 | 1 | Cathode common | COM = Hi-Z | SEG = Hi-Z |
| | | 0 | | | SEG = L |
| | 0 | 1 |] [| COM = H | SEG = Hi-Z |
| | | 0 | | | SEG = L |
| 0 | 1 | 1 | Anode common | COM = Hi-Z | SEG = Hi-Z |
| | | 0 | | | SEG = H |
| | 0 | 1 | | COM = L | SEG = Hi-Z |
| | | 0 | | | SFG = H |

Table 16.4.3.1 Settings of Common Mode and Driver State at COM/SEG Off Time

16.4.4 Number of Display Digits

The number of display digits (number of COMs used) should be set using the LEDCCTL.NDIGITS[2:0] bits.

| LEDCCTL. NDIGITS[2:0] bits | Number of display digits | Valid COM pins |
|----------------------------|--------------------------|----------------|
| 0x7 | 8 | COM0-7 |
| 0x6 | 7 | COM0-6 |
| 0x5 | 6 | COM0-5 |
| 0x4 | 5 | COM0-4 |
| 0x3 | 4 | COM0-3 |
| 0x2 | 3 | COM0-2 |
| 0x1 | 2 | COM0-1 |
| 0x0 | 1 | COM0 |

Table 16.4.4.1 Number of Display Digits

16.4.5 Brightness Adjustment

The brightness can be adjusted in four steps by setting the LEDCCTL.BRITCNT[1:0] bits.

The brightness adjustment is archived by controlling the COM lighting period. This control does not affect the COM lighting cycle.

| LEDCCTL. | COM lighting period | Brightness |
|-------------------|---------------------------------------|--------------|
| BRITCNT[1:0] bits | (when setting to 0x0 is assumed as 1) | Brightness |
| 0x3 | 1/4 | Dark |
| 0x2 | 1/2 | ↑ |
| 0x1 | 3/4 | \downarrow |
| 0x0 | 1 | Bright |

Table 16.4.5.1 Brightness Adjustment

^{*} The number of COM pins that can be used depends on the model.

16.4.6 Display Data Registers

Writing data to the LEDCDATxy.COMx[7:0] bits (or LEDCDATxy.COMy[7:0] bits) lights the seven-segment LED connected to COMx (COMy). The data bits from D0 to D7 of the written data correspond to a, b, c, ... g, and dp of the seven-segment LED. Setting a data bit to 1 when the LEDCCTL.DSPON bit = 1 lights the corresponding segment and setting 0 turns it off.

Figure 16.4.6.1 shows a data setting example to display "123.45" on a five-digit seven-segment LED module.




Figure 16.4.6.1 Correspondence between Display Data and LED Segments

16.4.7 Drive Waveform

Figure 16.4.7.1 shows a drive waveform example to display the pattern shown in Figure 16.4.6.1. It assumes that other control bits have been set as follows:

LEDCCTL.CMOFFMOD bit = 0: COM OFF state = L
LEDCCTL.SGOFFMOD bit = 1: SEG OFF state = Hi-Z
LEDCCTL.COMMOD bit = 0: Anode common

LEDCCTL.BRITCNT[1:0] bits = 0: Maximum brightness (COM lighting period = maximum)




Figure 16.4.7.1 Drive Waveform Example

16.5 Interrupt

The LEDC has a function to generate the interrupt shown in Table 16.5.1.

Table 16.5.1 LEDC Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|---------------|-------------------|--------------------|-----------------|
| COM0 lighting | LEDCINTF.COM0LTIF | When COM0 is lit * | Writing 1 |

^{*} The first COM0 lighting immediately after 1 is written to the LEDCCTL.DSPON bit does not set the interrupt flag.

The LEDC provides an interrupt enable bit corresponding to the interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag is set while the interrupt has been enabled by the interrupt enable bit. For more information on interrupt control, refer to the "Interrupt Controller" chapter.




Figure 16.5.1 COM0 Lighting Interrupt Timings (Anode Common)

16.6 Control Registers

LEDC Clock Control Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|-------------|---------|-------|-----|---------|
| LEDCCLK | 15–9 | - | 0x00 | _ | R | _ |
| | 8 | DBRUN | 1 | H0 | R/W | |
| | 7 | - | 0 | _ | R | |
| | 6–4 | CLKDIV[2:0] | 0x0 | H0 | R/W | |
| | 3–2 | _ | 0x0 | _ | R | |
| | 1-0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |

Bits 15-9 Reserved

Bit 8 DBRUN

This bit sets whether the LEDC operating clock is supplied in DEBUG mode or not.

1 (R/W): Clock supplied in DEBUG mode 0 (R/W): No clock supplied in DEBUG mode

Bit 7 Reserved

Bits 6–4 CLKDIV[2:0]

These bits select the division ratio of the LEDC operating clock.

Bits 3-2 Reserved

Bits 1-0 CLKSRC[1:0]

These bits select the clock source of the LEDC.

LEDCCLK.CLKSRC[1:0] bits LEDCCLK. 0x0 0x1 0x2 0x3 CLKDIV[2:0] bits **EXOSC** IOSC OSC₁ OSC3 0x7, 0x6 Reserved Reserved Reserved Reserved 0x5 1/512 1/512 0x4 1/256 1/256 0x3 1/128 1/128 1/64 0x21/64 0x1 1/32 1/32 1/16 1/1 1/16

Table 16.6.1 Clock Source and Division Ratio Settings

(Note) The oscillation circuits/external input that are not supported in this IC cannot be selected as the clock source.

LEDC Control Register

| | | | | | D.044 | - · |
|---------------|-------|--------------|---------|-------|-------|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| LEDCCTL | 15 | _ | 0 | _ | R | _ |
| | 14–12 | NDIGITS[2:0] | 0x0 | H0 | R/W | |
| | 11 | _ | 0 | - | R | |
| | 10–9 | BRITCNT[1:0] | 0x0 | H0 | R/W | |
| | 8 | COMMOD | 0 | H0 | R/W | |
| | 7–6 | _ | 0x0 | _ | R | |
| | 5 | SGOFFMOD | 0 | H0 | R/W | |
| | 4 | CMOFFMOD | 1 | H0 | R/W | |
| | 3–2 | _ | 0x0 | - | R | |
| | 1 | DSPON | 0 | H0 | R/W | |
| | 0 | MODEN | 0 | H0 | R/W | |

Bit 15 Reserved

Bits 14-12 NDIGITS[2:0]

These bits set the number of display digits (number of COMs used). For more information, refer to "Number of Display Digits."

Bit 11 Reserved

Bits 10-9 BRITCNT[1:0]

These bits set the brightness level (COM lighting time). For more information, refer to "Brightness Adjustment."

Bit 8 COMMOD

This bit sets the common mode. 1 (R/W): Cathode common 0 (R/W): Anode common

Bits 7-6 Reserved

Bit 5 SGOFFMOD

This bit configures the driver state at the SEG off time.

1 (R/W): SEG pin = Hi-Z

0 (R/W): SEG pin = H (anode common), SEG pin = L (cathode common)

Bit 4 CMOFFMOD

This bit configures the driver state at the COM off time.

1 (R/W): COM pin = Hi-Z

0 (R/W): COM pin = L (anode common), COM pin = H (cathode common)

Bits 3-2 Reserved

Bit 1 DSPON

This bit turns the display on and off.

1 (R/W): Display on (starts lighting from COM0)

0 (R/W): Display off

Bit 0 MODEN

This bit enables the LEDC operations.

1 (R/W): Enable LEDC operations0 (R/W): Disable LEDC operations

Setting this bit to 1 starts supplying the operating clock to the LEDC.

Note: Be sure to avoid setting the LEDCCTL.MODEN bit = 0 and the LEDCCTL.DSPON bit = 1 at the same time.

LEDC Lighting Period Setting Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|---------------|---------|-------|-----|---------|
| LEDCLPSET | 15–8 | - | 0x00 | - | R | _ |
| | 7–0 | LICLKDIV[7:0] | 0xff | H0 | R/W | |

Bits 15-8 Reserved

Bits 7-0 LICLKDIV[7:0]

These bits set a CLK_LEDC division ratio to determine the COM lighting period. For more information, refer to "LED Lighting Cycle."

LEDC Interrupt Flag Register

| | | <u> </u> | | | | |
|---------------|------|----------|---------|-------|-----|-----------------------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| LEDCINTF | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–1 | _ | 0x00 | _ | R | |
| | 0 | COMOLTIF | 0 | H0 | R/W | Cleared by writing 1. |

Bits 15-1 Reserved

Bit 0 COMOLTIF

This bit indicates the COM0 lighting interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

LEDC Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|----------|---------|-------|-----|---------|
| LEDCINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–1 | _ | 0x00 | - | R | |
| | 0 | COMOLTIE | 0 | H0 | R/W | |

Bits 15-1 Reserved

Bit 0 FRMIE

This bit enables the COM0 lighting interrupt.

1 (R/W): Enable interrupt 0 (R/W): Disable interrupt

LEDC COMxv Data Registers

| | , | | | | | |
|---------------|------|-----------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| LEDCDATxy | 15–8 | COMy[7:0] | 0x00 | H0 | R/W | _ |
| | 7–0 | COMx[7:0] | 0x00 | H0 | R/W | |

xy = 10, 32, 54, 76

Bits 15-8 COMy[7:0]

These bits are SEG data to display during the COMy lighting period.

Bits 7–0 COMx[7:0]

These bits are SEG data to display during the COMx lighting period.

For the correspondence between the bits and segments, refer to "Display Data Registers."

The number of COMs that can be used and the configuration of the LEDCDATAxy registers depend on the model. Furthermore, settings up to the COM number that has been specified with the LEDCCTL.NDIGITS[2:0] bits are only effective.

17 12-bit A/D Converter (ADC12A)

17.1 Overview

The ADC12A is a successive approximation type 12-bit A/D converter.

The features of the ADC12A are listed below.

Conversion method: Successive approximation type

• Resolution: 12 bits

Analog input voltage range: Reference voltage VREFA to Vss
 Supports two conversion modes: 1. One-time conversion mode

2. Continuous conversion mode

• Supports three conversion triggers: 1. Software trigger

2. 16-bit timer underflow trigger

3. External trigger

• Can convert multiple analog input signals sequentially.

• Can generate conversion completion and overwrite error interrupts.

Figure 17.1.1 shows the ADC12A configuration.

Table 17.1.1 ADC12A Configuration of S1C17M12/M13

| Item | S1C17M12 | S1C17M13 |
|---|----------|--------------------------------|
| Number of channels | _ | 1 channel (Ch.0) |
| Number of analog signal inputs per channel | | Ch.0: 8 inputs (ADIN00-ADIN07) |
| 16-bit timer used as conversion clock and trigger sources | | Ch.0 ← 16-bit timer Ch.3 |
| VREFA pin (external reference voltage input) | | Available |




Figure 17.1.1 ADC12A Configuration

Note: In this chapter, *n*, *m*, and *k* refer to an ADC12A channel number, an analog input pin number, and a 16-bit timer channel number, respectively.

17.2 Input Pins and External Connections

17.2.1 List of Input Pins

Table 17.2.1.1 lists the ADC12A pins.

Table 17.2.1.1 List of ADC12A Pins

| Pin name | I/O* | Initial status* | Function |
|----------------|------|-----------------|-------------------------|
| ADIN <i>nm</i> | Α | Hi-Z | Analog signal input |
| #ADTRGn | I | I | External trigger input |
| VREFA <i>n</i> | Α | Hi-Z | Reference voltage input |

* Indicates the status when the pin is configured for the ADC12A.

If the port is shared with the ADC12A pin and other functions, the ADC12A input function must be assigned to the port before activating the ADC12A. For more information, refer to the "I/O Ports" chapter.

17.2.2 External Connections

Figure 17.2.2.1 shows a connection diagram between the ADC12A and external devices.




Figure 17.2.2.1 Connections between ADC12A and External Devices

17.3 Clock Settings

17.3.1 ADC12A Operating Clock

The 16-bit timer Ch.k operating clock CLK_T16_k is also used as the ADC12A operating clock. For more information on the CLK_T16_k settings and clock supply in SLEEP and DEBUG modes, refer to "Clock Settings" in the "16-bit Timers" chapter.

Note: When the CLK_T16_k supply stops during A/D conversion (e.g., when the CPU enters SLEEP or DEBUG mode), correct conversion results cannot be obtained even if the clock supply is resumed after that. In this case, perform A/D conversion again.

17.3.2 Sampling Time

The ADC12A includes a sample and hold circuit. The sampling time must be set so that it will satisfy the time required for acquiring input voltage (tACQ: acquisition time). Figure 17.3.2.1 shows an equivalent circuit of the analog input portion.




Figure 17.3.2.1 Equivalent Circuit of Analog Input Portion

For the RADIN and CADIN values in the equivalent circuit, refer to "12-bit A/D Converter Characteristics" in the "Electrical Characteristics" chapter. Based on these values, configure the ADC12A operating clock CLK_T16_k and the ADC12 nTRG.SMPCLK[2:0] bits that set the sampling time so that these settings will satisfy the equations shown below.

$$tacq = 8 \times (Rs + Radin) \times Cadin$$
 (Eq. 17.1)

$$\frac{1}{fclk_adc} \times SMPCLK > tacq$$
 (Eq. 17.2)

Where

fclk_adc: CLK_T16_k frequency [Hz]

SMPCLK: Sampling time = ADC12_nTRG.SMPCLK[2:0] bit-setting (4 to 11 CLK_T16_k cycles)

The following shows the relationship between the sampling time and the maximum sampling rate.

Maximum sampling rate [sps] =
$$\frac{\text{fclk_ADC}}{\text{SMPCLK} + 13}$$
 (Eq. 17.3)

17.4 Operations

17.4.1 Initialization

The ADC12A should be initialized with the procedure shown below.

- 1. Assign the ADC12A input function to the ports. (Refer to the "I/O Ports" chapter.)
- 2. Configure the 16-bit timer Ch.k operating clock so that it will satisfy the sampling time.
- 3. Set the ADC12 nCTL.MODEN bit to 1. (Enable ADC12A operations)
- 4. Configure the following ADC12 nTRG register bits:

- ADC12_nTRG.SMPCLK[2:0] bits (Set sampling time)

- ADC12_nTRG.CNVTRG[1:0] bits (Select conversion start trigger source)

(Set conversion mode) - ADC12_nTRG.CNVMD bit - ADC12 nTRG.STMD bit (Set data storing mode)

- ADC12_nTRG.STAAIN[2:0] bits (Set analog input pin to be A/D converted first) - ADC12_nTRG.ENDAIN[2:0] bits (Set analog input pin to be A/D converted last) (Set operating voltage range according to VDD)

5. Set the ADC12_nCFG.VRANGE[1:0] bits.

- 6. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the ADC12_nINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the ADC12_nINTE register to 1. (Enable interrupts)

17.4.2 Conversion Start Trigger Source

The trigger source, which starts A/D conversion, can be selected from the three types shown below using the ADC12_nTRG.CNVTRG[1:0] bits.

External trigger (#ADTRGn pin)

Writing 1 to the ADC12_nCTL.ADST bit enables the ADC12A to accept trigger inputs. After that, the falling edge of the signal input to the #ADTRGn pin starts A/D conversion.

16-bit timer Ch.k underflow trigger

Writing 1 to the ADC12 nCTL.ADST bit enables the ADC12A to accept trigger inputs. After that, A/D conversion is started when an underflow occurs in the 16-bit timer Ch.k.

Software trigger

Writing 1 to the ADC12_nCTL.ADST bit starts A/D conversion.

Trigger inputs can be accepted while the ADC12_nCTL.BSYSTAT bit is set to 0 and are ignored while set to 1. A/D conversion is actually started in sync with CLK_T16_k after a trigger is accepted.

Writing 0 to the ADC12_nCTL.ADST bit stops A/D conversion after the one currently being executed has com-

17.4.3 Conversion Mode and Analog Input Pin Settings

The ADC12A can be put into two conversion modes shown below using the ADC12_nTRG.CNVMD bit. Each mode allows setting of analog input pin range to be A/D converted. The analog input pin range can be set using the ADC12_nTRG.STAAIN[2:0] bits for specifying the first analog input pin and the ADC12_nTRG.ENDAIN[2:0] bits for specifying the last analog input pin. The analog input signals within the specified range are A/D converted successively in ascending order of the pin numbers.

One-time conversion mode

Once the ADC12A executes A/D conversion for all the analog input signals within the specified range, it is automatically stopped.

Continuous conversion mode

The ADC12A repeatedly executes A/D conversion within the specified range until 0 is written to the ADC12_ nCTL.ADST bit.

17.4.4 A/D Conversion Operations and Control Procedures

The following shows A/D conversion control procedures and the ADC12A operations.

Control procedure in one-time conversion mode

- 1. Write 1 to the ADC12_nCTL.ADST bit.
- 2. Wait for an ADC12A interrupt.
 - i. If the ADC12_nINTF.ADmCIF bit = 1 (analog input signal m A/D conversion completion interrupt), clear the ADC12_nINTF.ADmCIF bit and then go to Step 3.
 - ii. If the ADC12_nINTF.ADmOVIF bit = 1 (analog input signal m A/D conversion result overwrite error interrupt), clear the ADC12_nINTF.ADmOVIF bit and terminate as an error or retry A/D conversion.
- 3. Read the A/D conversion result of the analog input m (ADC12_nADmD.ADmD[15:0] bits).
 - * The 12-bit conversion results are located at the low-order 12 bits or high-order 12-bits within the ADC12_nADmD.ADmD[15:0] bits according to the ADC12_nTRG.STMD bit setting.
- 4. Repeat Steps 2 and 3 until A/D conversion for all the analog input pins within the specified range is completed.
- 5. To forcefully terminate the A/D conversion being executed, write 0 to the ADC12_nCTL.ADST bit. The ADC12A stops operating after the A/D conversion currently being executed has completed.
 - The ADC12_nCTL.ADST bit must be cleared by writing 0 even if A/D conversion is completed and automatically stopped.

Control procedure in continuous conversion mode

- 1. Write 1 to the ADC12 nCTL.ADST bit.
- 2. Wait for an ADC12A interrupt.
 - i. If the ADC12_nINTF.ADmCIF bit = 1 (analog input signal m A/D conversion completion interrupt), clear the ADC12_nINTF.ADmCIF bit and then go to Step 3.
 - ii. If the ADC12_nINTF.ADmOVIF bit = 1 (analog input signal m A/D conversion result overwrite error interrupt), clear the ADC12_nINTF.ADmOVIF bit and terminate as an error or retry A/D conversion.
- 3. Read the A/D conversion result of the analog input m (ADC12_nADmD.ADmD[15:0] bits).
- 4. Repeat Steps 2 and 3 until terminating A/D conversion.
- 5. Write 0 to the ADC12_nCTL.ADST bit.

The ADC12A stops operating after the A/D conversion currently being executed has completed.




Figure 17.4.4.1 A/D Conversion Operations

17.5 Interrupts

The ADC12A has a function to generate the interrupts shown in Table 17.5.1.

Table 17.5.1 ADC12A Interrupt Function

| Interrupt | Interrupt flag | Set condition | Clear condition |
|--|--------------------|--|-----------------|
| Analog input signal <i>m</i> A/D conversion completion | ADC12_nINTF.ADmCIF | When an analog input signal <i>m</i> A/D conversion result is loaded to the ADC12_ <i>n</i> AD <i>m</i> D register | Writing 1 |
| Analog input signal <i>m</i> A/D conversion result overwrite error | _ | When a new A/D conversion result is loaded to the ADC12_nADmD register while the ADC12_nINTF.ADmCIF bit = 1 | Writing 1 |

Note that the A/D conversion continues even if an A/D conversion result overwrite error has occurred. A/D conversion result overwrite errors are decided regardless of whether the ADC12_nADmD register has been read or not.

The ADC12A provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the interrupt controller only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. For more information on interrupt control, refer to the "Interrupt Controller" chapter.

17.6 Control Registers

ADC12A Ch.n Control Register

| - 12 0 12 1 0 1 m 1 0 0 1 1 1 0 9 1 0 1 0 1 | | | | | | | |
|--|-------|-------------|---------|-------|-----|---------|--|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks | |
| ADC12_nCTL | 15 | _ | 0 | _ | R | _ | |
| | 14–12 | ADSTAT[2:0] | 0x0 | H0 | R | | |
| | 11 | - | 0 | - | R | | |
| | 10 | BSYSTAT | 0 | H0 | R | | |
| | 9–8 | - | 0x0 | - | R | | |
| | 7–2 | - | 0x00 | - | R | | |
| | 1 | ADST | 0 | H0 | R/W | | |
| | 0 | MODEN | 0 | H0 | R/W | | |

Bit 15 Reserved

Bits 14-12 ADSTAT[2:0]

These bits indicate the analog input pin number m being A/D converted.

Table 17.6.1 Relationship Between Control Bit Value and Analog Input Pin

| ADC12_nCTL.ADSTAT[2:0] bits ADC12_nTRG.STAAIN[2:0] bits | Analog input pin |
|---|------------------|
| ADC12_nTRG.ENDAIN[2:0] bits | Analog input pin |
| 0x7 | ADINn7 |
| 0x6 | ADINn6 |
| 0x5 | ADINn5 |
| 0x4 | ADINn4 |
| 0x3 | ADINn3 |
| 0x2 | ADINn2 |
| 0x1 | ADINn1 |
| 0x0 | ADINn0 |

These bits indicate the last converted analog input pin number after A/D conversion is forcefully terminated by writing 0 to the ADC12_nCTL.ADST bit or automatically terminated in one-time conversion mode (ADC12_nTRG.CNVMD = 0). If A/D conversion is stopped after the maximum analog input pin number (different in each model) has been completed, these bits indicate ADINn0.

Bit 11 Reserved

Bit 10 BSYSTAT

This bit indicates whether the ADC12A is executing A/D conversion or not.

1 (R/W): A/D converting

0 (R/W): Idle

Bits 9-2 Reserved

Bit 1 ADST

This bit starts A/D conversion or enables to accept triggers.

1 (R/W): Start sampling and conversion (software trigger)/

Enable trigger acceptance (external trigger, 16-bit timer underflow trigger)

0 (R/W): Terminate conversion

This bit does not revert to 0 automatically after A/D conversion has completed. Write 0 to this bit once and write 1 again to start another A/D conversion. After 0 is written to this bit to forcefully terminate conversion, the ADC12A stops after the A/D conversion being executed is completed. Therefore, this bit cannot be used to determine whether the ADC12A is executing A/D conversion or not.

Note: The data written to the ADC12_nCTL.ADST bit must be retained for one or more CLK_T16_k clock cycles when 1 is written or two or more CLK_T16_k clock cycles when 0 is written.

Bit 0 MODEN

This bit enables the ADC12A operations.

1 (R/W): Enable ADC12A operations (The operating clock is supplied.) 0 (R/W): Disable ADC12A operations (The operating clock is stopped.)

Note: After 0 is written to the ADC12_nCTL.MODEN bit, the ADC12A executes a terminate processing. Before the clock source is deactivated, read the ADC12_nCTL.MODEN bit to make sure that it is set to 0.

ADC12A Ch.n Trigger/Analog Input Select Register

| | | | • | | | |
|---------------|-------|-------------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| ADC12_nTRG | 15–14 | _ | 0x0 | _ | R | _ |
| | 13–11 | ENDAIN[2:0] | 0x0 | H0 | R/W | |
| | 10–8 | STAAIN[2:0] | 0x0 | H0 | R/W | |
| | 7 | STMD | 0 | H0 | R/W | |
| | 6 | CNVMD | 0 | H0 | R/W | |
| | 5–4 | CNVTRG[1:0] | 0x0 | H0 | R/W | |
| | 3 | _ | 0 | - | R | |
| | 2-0 | SMPCLK[2:0] | 0x7 | H0 | R/W | |

Note: Make sure that the ADC12_nCTL.BSYSTAT bit is set to 0 before altering the ADC12_nTRG register.

Bits 15-14 Reserved

Bits 13-11 ENDAIN[2:0]

These bits set the analog input pin to be A/D converted last.

See Table 17.6.1 for the relationship between analog input pins and bit setting values.

Note: The analog input pin range to perform A/D conversion must be set as ADC12_nTRG. ENDAIN[2:0] bits ≥ ADC12_nTRG.STAAIN[2:0] bits.

Bits 10-8 STAAIN[2:0]

These bits set the analog input pin to be A/D converted first.

See Table 17.6.1 for the relationship between analog input pins and bit setting values.

Bit 7 STMD

This bit selects the data alignment when the conversion results are loaded into the A/D conversion result registers (ADC12_nADmD.ADmD[15:0] bits).

1 (R/W): Left justify 0 (R/W): Right justify

All the A/D conversion result registers change their data alignment immediately after this bit is altered. This does not affect the conversion results.

ADC12_nADmD.ADmD[15:0] bits 15 14 13 12 11 10 9 8 7 3 2 0 1 Left justified (ADC12_nTRG.STMD bit = 1) (MSB) 12-bit conversion result 0 0 0 Right justified (ADC12_nTRG.STMD bit = 0) 0 0 0 (MSB) 12-bit conversion result (LSB) 0

Figure 17.6.1 Conversion Data Alignment

Bit 6 CNVMD

This bit sets the A/D conversion mode. 1 (R/W): Continuous conversion mode 0 (R/W): One-time conversion mode

Bits 5-4 CNVTRG[1:0]

These bits select a trigger source to start A/D conversion.

Table 17.6.2 Trigger Source Selection

| ADC12_nTRG.CNVTRG[1:0] bits | Trigger source |
|-----------------------------|--|
| 0x3 | #ADTRGn pin (external trigger) |
| 0x2 | Reserved |
| 0x1 | 16-bit timer Ch.k underflow |
| 0x0 | ADC12_nCTL.ADST bit (software trigger) |

Bit 3 Reserved

Bits 2-0 SMPCLK[2:0]

These bits set the analog input signal sampling time.

Table 17.6.3 Sampling Time Settings

| ADC12_nTRG.SMPCLK[2:0] bits | Sampling time (Number of CLK_T16_k cycles) |
|-----------------------------|---|
| 0x7 | 11 cycles |
| 0x6 | 10 cycles |
| 0x5 | 9 cycles |
| 0x4 | 8 cycles |
| 0x3 | 7 cycles |
| 0x2 | 6 cycles |
| 0x1 | 5 cycles |
| 0x0 | 4 cycles |

ADC12A Ch.n Configuration Register

| | | | _ | | | |
|---------------|------|-------------|---------|-------|-----|---------|
| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| ADC12_nCFG | 15–8 | _ | 0x00 | _ | R | _ |
| | 7–2 | _ | 0x00 | - | R | |
| | 1–0 | VRANGE[1:0] | 0x0 | H0 | R/W | |

Note: Make sure that the ADC12_nCTL.BSYSTAT bit is set to 0 before altering the ADC12_nCFG register.

Bits 15-2 Reserved

Bits 1-0 VRANGE[1:0]

These bits set the A/D converter operating voltage range.

Table 17.6.4 A/D Converter Operating Voltage Range Setting

| ADC12_nCFG.VRANGE[1:0] bits | A/D converter operating voltage range |
|-----------------------------|---------------------------------------|
| 0x3 | 1.8 to 5.5 V |
| 0x2 | 3.6 to 5.5 V |
| 0x1 | 4.8 to 5.5 V |
| 0x0 | Conversion disabled |

Notes: • A/D conversion will not be performed if the ADC12_nCFG.VRANGE[1:0] bits = 0x0. Set these bits to a value other than 0x0 to perform A/D conversion.

• Be aware that ADC circuit current I_{ADC} flows if the ADC12_nCFG.VRANGE[1:0] bits are set to a value other than 0x0 when the ADC12_nCTL.BSYSTAT bit = 1.

ADC12A Ch.n Interrupt Flag Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-----|----------|---------|-------|-----|-----------------------|
| ADC12_nINTF | 15 | AD70VIF | 0 | H0 | R/W | Cleared by writing 1. |
| | 14 | AD60VIF | 0 | H0 | R/W | |
| | 13 | AD50VIF | 0 | H0 | R/W | |
| | 12 | AD40VIF | 0 | H0 | R/W | |
| | 11 | AD3OVIF | 0 | H0 | R/W | |
| | 10 | AD2OVIF | 0 | H0 | R/W | |
| | 9 | AD10VIF | 0 | H0 | R/W | |
| | 8 | AD00VIF | 0 | H0 | R/W | |
| | 7 | AD7CIF | 0 | H0 | R/W | |
| | 6 | AD6CIF | 0 | H0 | R/W | |
| | 5 | AD5CIF | 0 | H0 | R/W | |
| | 4 | AD4CIF | 0 | H0 | R/W | |
| | 3 | AD3CIF | 0 | H0 | R/W | |
| | 2 | AD2CIF | 0 | H0 | R/W | |
| | 1 | AD1CIF | 0 | H0 | R/W | |
| | 0 | AD0CIF | 0 | H0 | R/W | |

Bits 15–8 ADmOVIF Bits 7–0 ADmCIF

These bits indicate the ADC12A interrupt cause occurrence status.

1 (R): Cause of interrupt occurred 0 (R): No cause of interrupt occurred

1 (W): Clear flag 0 (W): Ineffective

The following shows the correspondence between the bit and interrupt:

 $ADC12_nINTF. ADmOVIF \ bit: Analog \ input \ signal \ m \ A/D \ conversion \ result \ overwrite \ error \ interrupt$

ADC12_nINTF.ADmCIF bit: Analog input signal m A/D conversion completion interrupt

ADC12A Ch.n Interrupt Enable Register

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|-----|----------|---------|-------|-----|---------|
| ADC12_nINTE | 15 | AD70VIE | 0 | H0 | R/W | _ |
| | 14 | AD60VIE | 0 | H0 | R/W | |
| | 13 | AD5OVIE | 0 | H0 | R/W | |
| | 12 | AD4OVIE | 0 | H0 | R/W | |
| | 11 | AD3OVIE | 0 | H0 | R/W | |
| | 10 | AD2OVIE | 0 | H0 | R/W | |
| | 9 | AD10VIE | 0 | H0 | R/W | |
| | 8 | AD00VIE | 0 | H0 | R/W | |
| | 7 | AD7CIE | 0 | H0 | R/W | |
| | 6 | AD6CIE | 0 | H0 | R/W | |
| | 5 | AD5CIE | 0 | H0 | R/W | |
| | 4 | AD4CIE | 0 | H0 | R/W | |
| | 3 | AD3CIE | 0 | H0 | R/W | |
| | 2 | AD2CIE | 0 | H0 | R/W | |
| | 1 | AD1CIE | 0 | H0 | R/W | |
| | 0 | AD0CIE | 0 | H0 | R/W | |

Bits 15–8 ADmOVIE Bits 7–0 ADmCIE

These bits enable ADC12A interrupts.

1 (R/W): Enable interrupts 0 (R/W): Disable interrupts

The following shows the correspondence between the bit and interrupt:

ADC12_nINTE.ADmOVIE bit: Analog input signal m A/D conversion result overwrite error interrupt

ADC12_nINTE.ADmCIE bit: Analog input signal m A/D conversion completion interrupt

ADC12A Ch.n Result Register m

| Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------------|------|------------|---------|-------|-----|---------|
| ADC12_nADmD | 15–0 | ADmD[15:0] | 0x0000 | H0 | R | _ |

Bits 15-0 ADmD[15:0]

These bits are the A/D conversion results of the analog input signal m.

18 Multiplier/Divider (COPRO2)

18.1 Overview

COPRO2 is the coprocessor that provides multiplier/divider functions. The features of COPRO2 are listed below.

Multiplication: Supports signed/unsigned multiplications.

 $(16 \text{ bits} \times 16 \text{ bits} = 32 \text{ bits})$ Can be executed in 1 cycle.

· Multiplication and accumulation (MAC): Supports signed/unsigned MAC operations with overflow detection

function. (16 bits \times 16 bits + 32 bits = 32 bits)

Can be executed in 1 cycle.

• Division: Supports signed/unsigned divisions.

 $(32 \text{ bits} \div 32 \text{ bits} = 32 \text{ bits with } 32\text{-bit reminder})$

Can be executed in 17 to 20 cycles.

Overflow detection and division by zero processing are not supported.

Figure 18.1.1 shows the COPRO2 configuration.




Figure 18.1.1 COPRO2 Configuration

18.2 Operation Mode and Output Mode

COPRO2 operates according to the operation mode specified by the application program. As listed in Table 18.2.1, COPRO2 supports 11 operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation result register 0 or 1 to be read from COPRO2.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in COPRO2. Use a "ld.cw" instruction for this writing.

ld.cw %rd, %rs %rs[6:0] is written to the mode setting register. (%rd: not used) ld.cw %rd, imm7 imm7[6:0] is written to the mode setting register. (%rd: not used)




Figure 18.2.1 Mode Setting Register

Table 18.2.1 Mode Settings

| Setting value (D[6:4]) | Output mode | Setting value (D[3:0]) | Operation mode |
|------------------------------|---|------------------------------|---|
| 0x0 | 16 low-order bits output mode 0 | 0x0 | Initialize mode 0 |
| | The low-order 16 bits of the operation result reg- | | Clears the operation result registers 0 and 1 |
| | ister 0 can be read as the coprocessor output. | | to 0x0. |
| 0x1 | 16 high-order bits output mode 0 | 0x1 | Initialize mode 1 |
| | The high-order 16 bits of the operation result reg- | | Loads the 16-bit augend into the low-order |
| | ister 0 can be read as the coprocessor output. | | 16 bits of the operation result register 0. |
| 0x2 | 16 low-order bits output mode 1 | 0x2 | Initialize mode 2 |
| | The low-order 16 bits of the operation result reg- | | Loads the 32-bit data into the operation re- |
| | ister 1 can be read as the coprocessor output. | | sult register 0. |
| 0x3 | 16 high-order bits output mode 1 | 0x3 | Operation result read mode |
| | The high-order 16 bits of the operation result reg- | | Outputs the data in the operation result reg- |
| | ister 1 can be read as the coprocessor output. | | isters 0 and 1 without computation. |
| 0x4-0x7 | Reserved | 0x4 | Unsigned multiplication mode |
| | | | Performs unsigned multiplication. |
| | | 0x5 | Signed multiplication mode |
| | | | Performs signed multiplication. |
| | | 0x6 | Unsigned MAC mode |
| | | | Performs unsigned MAC operation. |
| | | 0x7 | Signed MAC mode |
| | | | Performs signed MAC operation. |
| | | 0x8 | Unsigned division mode |
| | | | Performs unsigned division. |
| | | 0x9 | Signed division mode |
| | | | Performs signed division. |
| | | 0xa | Initialize mode 3 |
| | | | Loads the 32-bit data into the operation re- |
| | | | sult register 1. |
| | | 0xb-0xf | Reserved |

18.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits) \times C (16 bits)."

The following shows a procedure to perform a multiplication:

- 1. Set the mode to 0x04 (unsigned multiplication, 16 low-order bits output mode 0) or 0x05 (signed multiplication, 16 low-order bits output mode 0).
- 2. Send the 16-bit multiplicand (B) and 16-bit multiplier (C) to COPRO2 using a "ld.ca" instruction.
- 3. Read the one-half result (16 low-order bits = A[15:0]) and the flag status.
- 4. Set the mode to 0x13 (operation result read, 16 high-order bits output mode 0).
- 5. Read another one-half result (16 high-order bits = A[31:16]).




Figure 18.3.1 Data Path in Multiplication Mode

| | Table 16.3.1 Operation in Multiplication Mode | | | | | | | | | |
|-------------------------|---|-----------|--|---------------------|--------------------------------|--|--|--|--|--|
| Mode set- ting value | Instruction | | Instruction Operations | | Remarks | | | | | |
| 0x04 | ld.ca | %rd,%rs | res0[31:0] ← %rd × %rs | psr (CVZN) ← 0b0000 | The operation result register | | | | | |
| or 0x05 | | | %rd ← res0[15:0] | | 0 keeps the operation result | | | | | |
| | (ext | imm9) | $res0[31:0] \leftarrow %rd \times imm7/16$ | | until it is rewritten by other | | | | | |
| | ld.ca | %rd,imm7 | %rd ← res0[15:0] | | operation. | | | | | |
| 0x14 | ld.ca | %rd,%rs | res0[31:0] ← %rd × %rs | | | | | | | |
| or 0x15 | | | %rd ← res0[31:16] | | | | | | | |
| | (ext | imm9) | $res0[31:0] \leftarrow %rd \times imm7/16$ | | | | | | | |
| | ld.ca | %rd, imm7 | %rd ← res0[31:16] | | | | | | | |

Table 18.3.1 Operation in Multiplication Mode

res0: operation result register 0

Example:

- 1d.cw %r0,0x04; Sets the mode (unsigned multiplication mode and 16 low-order bits output mode 0).
- ld.ca %r0, %r1 ; Performs "res0[31:0] = %r0[15:0] \times %r1[15:0]" and loads the 16 low-order bits of the result to %r0.
- ld.cw %r0,0x13; Sets the mode (operation result read mode and 16 high-order bits output mode 0).
- ld.ca %r1, %r0; Loads the 16 high-order bits of the result to %r1.

18.4 Division

The division function performs "A (32 bits) = B (32 bits) \div C (32 bits), D (32 bits) = remainder." The following shows a procedure to perform a division:

- 1. Set the mode to 0x02 (initialize mode 2).
- 2 Set the 32-bit dividend (B) to the operation result register 0 using a "ld.cf" instruction.
- 3. Set the mode to 0x08 (unsigned division, 16 low-order bits output mode 0) or 0x09 (signed division, 16 low-order bits output mode 0).
- 4. Send the 32-bit divisor (C) to COPRO2 using a "ld.ca" instruction.
- 5. Read the one-half result (16 low-order bits = A[15:0]) of the operation result register 0 (quotient) and the flag status.
- 6. Set the mode to 0x13 (operation result read, 16 high-order bits output mode 0).
- 7. Read another one-half result (16 high-order bits = A[31:16]) of the operation result register 0 (quotient).
- 8. Set the mode to 0x23 (operation result read, 16 low-order bits output mode 1).
- 9. Read the one-half result (16 low-order bits = D[15:0]) of the operation result register 1 (remainder).
- 10. Set the mode to 0x33 (operation result read, 16 high-order bits output mode 1).
- 11. Read another one-half result (16 high-order bits = D[31:16]) of the operation result register 1 (remainder).




Figure 18.4.1 Data Path in Initialize Mode 2

Table 18.4.1 Initializing the Operation Result Register 0 (32 bits)

| Mode set- ting value | Instruction Operations | | Remarks |
|-------------------------|------------------------|-----------------------------|---------|
| 0x02 | ld.cf %rd,%rs | res0[31:16] ← %rd | |
| | | res0[15:0] ← %rs | |
| | (ext imm9) | res0[31:16] ← %rd | |
| | ld.cf %rd,imm7 | res0[15:0] ← <i>imm7/16</i> | |

res0: operation result register 0




Figure 18.4.2 Data Path in Division Mode

Table 18.4.2 Operation in Division Mode

| Mode set- | Instruction | | Operations | Flags | Remarks |
|-----------|-------------|-------------------|---|-----------------------|--------------------------------|
| 0x08 | 14 02 | %rd,%rs | res0[31:0] ÷ {%rd, %rs} | per (C\/7\I) / 0b0000 | The operation result regis- |
| or 0x09 | Tu.ca | 01U, 01S | res0[31:0] ÷ { 1/301d, 1/301s} | (CVZIV) ← 000000 | ters 0 and 1 keep the op- |
| 01 0703 | | | res1[31:0] ← Quotient res1[31:0] ← Remainder | | eration results until they are |
| | | | %rd ← res0[15:0] (Quotient) | | rewritten by other opera- |
| | (ext | imm9) | res0[31:0] ÷ {%rd, imm7/16} | | tion. |
| | ١, | , | res0[31:0] ← Quotient | | |
| | | • | res1[31:0] ← Remainder | | COPRO2 does not support |
| | | | %rd ← res0[15:0] (Quotient) | | 0 ÷ 0 division. |
| 0x18 | ld.ca | %rd,%rs | res0[31:0] ÷ {%rd, %rs} | | |
| or 0x19 | | | res0[31:0] ← Quotient | | |
| | | | res1[31:0] ← Remainder | | |
| | | | $%$ rd \leftarrow res0[31:16] (Quotient) | | |
| | (ext | imm9) | res0[31:0] ÷ {%rd, imm7/16} | | |
| | ld.ca | %rd,imm7 | res0[31:0] ← Quotient | | |
| | | | res1[31:0] ← Remainder | | |
| | | | %rd ← res0[31:16] (Quotient) | | |
| 0x28 | ld.ca | %rd,%rs | res0[31:0] ÷ {%rd, %rs} | | |
| or 0x29 | | | res0[31:0] ← Quotient | | |
| | | | res1[31:0] ← Remainder | | |
| | | , 0) | %rd ← res1[15:0] (Remainder) | | |
| | (ext | imm9) %rd,imm7 | res0[31:0] ÷ { %rd, imm7/16} | | |
| | lu.ca | 81U, 111IIII/ | res0[31:0] ← Quotient res1[31:0] ← Remainder | | |
| | | | %rd ← res1[15:0] (Remainder) | | |
| 0x38 | 1d.ca | %rd,%rs | res0[31:0] ÷ { %rd, %rs} | | |
| or 0x39 | | 010,010 | res0[31:0] ← Quotient | | |
| 0. 0.00 | | | res1[31:0] ← Remainder | | |
| | | | $%$ rd \leftarrow res1[31:16] (Remainder) | | |
| | (ext | imm9) | res0[31:0] ÷ {%rd, imm7/16} | | |
| | | %rd,imm7 | res0[31:0] ← Quotient | | |
| | | | res1[31:0] ← Remainder | | |
| | | | %rd ← res1[31:16] (Remainder) | | |

res0: operation result register 0, res1: operation result register 1

Example:

```
ld.cw %r0,0x02; Sets the mode (initialize mode 2).
ld.cf %r0,%r1; Set the dividend {%r0,%r1} to the operation result register 0.
ld.cw %r0,0x08; Sets the mode (unsigned division mode and 16 low-order bits output mode 0).
ld.ca %r0,%r1; Performs "res0[31:0] (quotient), res1[31:0] (remainder) = res0[31:0] ÷ {%r0[15:0], %r1[15:0]}" and loads the 16 low-order bits of the result (quotient) to %r0.
ld.ca %r1,%r0; Loads the 16 low-order bits of the result (quotient) to %r1.
ld.cw %r0,0x13; Sets the mode (operation result read mode and 16 high-order bits output mode 0).
ld.ca %r2,%r0; Loads the 16 high-order bits of the result (quotient) to %r2.
ld.cw %r0,0x23; Sets the mode (operation result read mode and 16 low-order bits output mode 1).
ld.ca %r3,%r0; Loads the 16 low-order bits of the result (remainder) to %r3.
ld.cw %r0,0x33; Sets the mode (operation result read mode and 16 high-order bits output mode 1).
ld.ca %r4,%r0; Loads the 16 high-order bits of the result (remainder) to %r4.
```

18.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits) \times C (16 bits) + A (32 bits)."

The following shows a procedure to perform a MAC operation:

- 1. Set the initial value (A) to the operation result register 0.
 - To clear the operation result registers (A = 0):
 Set the mode to 0x00 (initialize mode 0). (It is not necessary to send 0x00 to COPRO2 with another instruction.)
 - To load a 16-bit value to the operation result register 0: Set the operation mode to 0x01 (initialize mode 1) and then send the initial value (16 bits) to COPRO2 using a "ld.cf" instruction.
 - To load a 32-bit value to the operation result register 0: Set the operation mode to 0x02 (initialize mode 2) and then send the initial value (32 bits) to COPRO2 using a "ld.cf" instruction.
- 2. Set the mode to 0x06 (unsigned MAC, 16 low-order bits output mode 0) or 0x07 (signed MAC, 16 low-order bits output mode 0).
- 3. Repeat sending the 16-bit multiplicand (B) and 16-bit multiplier (C) to COPRO2 the number of times required using a "ld.ca" instruction.
- 4. Read the one-half result (16 low-order bits = A[15:0]) and the flag status.
- 5. Set the mode to 0x13 (operation result read, 16 high-order bits output mode).
- 6. Read another one-half result (16 high-order bits = A[31:16]).




Figure 18.5.1 Data Path in Initialize Mode

Table 18.5.1 Initializing the Operation Result Register 0

| Mode set- ting value | Instruction | | Operations | Remarks |
|-------------------------|-------------|----------|----------------------|--|
| 0x00 | - | | res0[31:0] ← 0x0 | Setting the operating mode executes the initialization |
| | | | res1[31:0] ← 0x0 | without sending data. |
| 0x01 | ld.cf | %rd,%rs | res0[31:16] ← 0x0 | |
| | | | res0[15:0] ← %rs | |
| | (ext | imm9) | res0[31:16] ← 0x0 | |
| | ld.cf | %rd,imm7 | res0[15:0] ← imm7/16 | |
| 0x02 | ld.cf | %rd,%rs | res0[31:16] ← %rd | |
| | | | res0[15:0] ← %rs | |
| | (ext | imm9) | res0[31:16] ← %rd | |
| | ld.cf | %rd,imm7 | res0[15:0] ← imm7/16 | |

res0: operation result register 0, res1: operation result register 1




Figure 18.5.2 Data Path in MAC Mode

Table 18.5.2 Operation in MAC Mode

| Mode set- ting value | Inc | truction | Operations | Flags | Remarks |
|-------------------------|---------------|-------------------|--|---|---|
| 0x06 or 0x07 | ld.ca | %rd,%rs | res0[31:0] ← %rd × %rs + res0[31:0] %rd ← res0[15:0] | psr (CVZN) ← 0b0100 if an overflow has occurred | |
| | (ext ld.ca | imm9) %rd,imm7 | res0[31:0] \leftarrow %rd \times imm7/16 + res0[31:0] %rd \leftarrow res0[15:0] | Otherwise | it is rewritten by other operation. |
| 0x16 or 0x17 | ld.ca | %rd,%rs | res0[31:0] ← %rd × %rs + res0[31:0] %rd ← res0[31:16] | psr (CVZN) ← 0b0000 | tected only in signed MAC mode (it does |
| | (ext ld.ca | imm9) %rd,imm7 | res0[31:0] \leftarrow %rd \times imm7/16 + res0[31:0] %rd \leftarrow res0[31:16] | | not occur in unsigned MAC mode). |

res0: operation result register 0

Example:

ld.cw %r0,0x00; Sets the mode (initialize mode 0) to clear the operation result register 0 to 0x0000.

ld.cw %r0,0x07; Sets the mode (signed MAC mode and 16 low-order bits output mode 0).

ld.ca %r0, %r1 ; Performs "res0[31:0] = %r0[15:0] \times %r1[15:0] + res0[31:0]" and loads the 16 low-order bits of the result to %r0.

ld.cw %r0,0x13; Sets the mode (operation result read mode and 16 high-order bits output mode 0).

ld.ca %r1, %r0; Loads the 16 high-order bits of the result to %r1.

Conditions to set the overflow (V) flag

An overflow occurs in a signed MAC operation and the overflow (V) flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

| Table 18.5.3 | Conditions | to Set the | Overflow | (V) |) Flag |
|--------------|------------|------------|----------|-----|--------|
|--------------|------------|------------|----------|-----|--------|

| Mode setting value | Sign of multiplication result | Sign of operation result register value | Sign of multiplication & accumulation result | |
|--------------------|-------------------------------|---|--|--|
| 0x07 | 0 (positive) | 0 (positive) | 1 (negative) | |
| 0x07 | 1 (negative) | 1 (negative) | 0 (positive) | |

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result until the overflow (V) flag is cleared.

Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

18.6 Reading Operation Results

The "1d.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication, division or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting COPRO2 into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.




Figure 18.6.1 Data Path in Operation Result Read Mode

Table 18.6.1 Operation in Operation Result Read Mode

| Mode set- ting value | Instruction | Instruction Operations | | Remarks |
|-------------------------|----------------|------------------------|---------------------|----------------------------------|
| 0x03 | ld.ca %rd,%rs | %rd ← res[15:0] | psr (CVZN) ← 0b0000 | This operation mode does not |
| | ld.ca %rd,imm7 | %rd ← res[15:0] | | affect the operation result reg- |
| 0x13 | ld.ca %rd,%rs | %rd ← res[31:16] | | isters 0 and 1. |
| | ld.ca %rd,imm7 | %rd ← res[31:16] | | |
| 0x23 | ld.ca %rd,%rs | %rd ← res1[15:0] | | |
| | ld.ca %rd,imm7 | %rd ← res1[15:0] | | |
| 0x33 | ld.ca %rd,%rs | %rd ← res1[31:16] | | |
| | ld.ca %rd,imm7 | %rd ← res1[31:16] | | |

res0: operation result register 0, res1: operation result register 1

19 Electrical Characteristics

19.1 Absolute Maximum Ratings

(Vss = Vss2 = 0 V)

| Item | Symbol | Condition | | Rated value | Unit |
|---------------------------|------------------|-------------------|----------------------------|--------------------------------|------|
| Power supply voltage | VDD | | | -0.3 to 7.0 | V |
| | V _{DD2} | P50-54 | | -0.3 to 7.0 | V |
| Flash programming voltage | Vpp | | | -0.3 to 8.0 | V |
| Input voltage | Vı | P00-07, P10-1 | 7, P20–24, P40–47, P50–54, | -0.3 to 7.0 | V |
| | | PD0-D1, PD3- | D4 | | |
| Output voltage | Vo | P00-07, P10-1 | 7, P20–24, P40–47, PD0–D4 | -0.3 to V _{DD} + 0.5 | V |
| | | P50-54 | | -0.3 to V _{DD2} + 0.5 | V |
| High level output current | Іон | 1 pin | P00-07, P10-17, P20-24, | -10 | mA |
| | | Total of all pins | P40–47, PD0–D4 | -20 | mA |
| | | 1 pin | P50-54 | -60 | mA |
| | | Total of all pins | | -60 | mA |
| Low level output current | loL | 1 pin | P00-07, P10-17, P20-24, | -10 | mA |
| | | Total of all pins | PD0-D4 | -20 | mA |
| | | 1 pin | P40-47, P50-54 | 10 | mA |
| | | Total of all pins | | 60 | mA |
| Operating temperature | Ta | | | -40 to 85 | °C |
| Storage temperature | Tstg | | | -65 to 125 | °C |

19.2 Recommended Operating Conditions

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|--|------------------|--|-------|------|------|------|
| Power supply voltage | VDD | For normal operation | 1.8 | _ | 5.5 | V |
| | | For Flash programming | 2.4 | - | 5.5 | V |
| | V _{DD2} | | 1.8 | - | 5.5 | V |
| Flash programming voltage | VPP | | 7.3 | 7.5 | 7.7 | V |
| OSC3 oscillator oscillation frequency | fosc3 | Crystal/ceramic oscillator | 1 | - | 16.8 | MHz |
| EXOSC external clock frequency | fexosc | When supplied from an external oscillator | 0.016 | - | 16.8 | MHz |
| Bypass capacitor between Vss and VDD | C _{PW1} | | - | 3.3 | _ | μF |
| Bypass capacitor between Vss2 and VDD2 | CPW2 | | - | 3.3 | - | μF |
| Capacitor between Vss and VD1 | Сриз | | - | 1 | - | μF |
| Gate capacitor for OSC3 oscillator | Сgз | When the crystal/ceramic oscillator is used *1 | 0 | - | 100 | pF |
| Drain capacitor for OSC3 oscillator | Срз | When the crystal/ceramic oscillator is used *1 | 0 | - | 100 | pF |
| DSIO pull-up resistor | Rdbg | *2 | _ | 10 | _ | kΩ |
| Capacitor between Vss and VPP | CVPP | | _ | 0.1 | _ | μF |

^{*1} The component values should be determined after performing matching evaluation of the resonator mounted on the printed circuit board actually used.

19.3 Current Consumption

Unless otherwise specified: VDD = 1.8 to 5.5 V, VSS = VSS2 = 0 V, Ta = 25 °C, EXOSC = OFF, PWGVD1CTL.REGMOD[1:0] bits = 0x0 (automatic mode), FLASHCWAIT.RDWAIT[1:0] bits = 0x1 (2 cycles)

| Item | Symbol | Condition | V DD | Та | Min. | Тур. | Max. | Unit |
|---------------------|---------|--|-------------|-------|------|-------|-------|------|
| Current consumption | ISLP | IOSC = OFF, OSC3 = OFF | 3.6 V | 25 °C | - | 0.3 | 1.2 | μΑ |
| in SLEEP mode | | | | 85 °C | - | 0.65 | 7 | μΑ |
| | | | 5.5 V | 25 °C | - | 0.35 | 1.4 | μΑ |
| | | | | 85 °C | - | 0.8 | 9 | μΑ |
| Current consumption | IHALT1 | IOSC = ON, OSC3 = OFF | | | | 40 | 60 | μΑ |
| in HALT mode | IHALT2 | IOSC = OFF, OSC3 = 1 MHz (ceramic oscillator)*1 | | | _ | 40 | 60 | μΑ |
| | | IOSC = OFF, OSC3 = 16 MHz (internal oscillator)*2 | | | - | 340 | 570 | μΑ |
| Current consumption | IRUN1*3 | IOSC = ON, OSC3 = OFF, SYSCLK = IOSC | | | ı | 110 | 165 | μΑ |
| in RUN mode | IRUN2*3 | IOSC = OFF, OSC3 = 1 MHz (ceramic oscillator)*1, SYS(| CLK = 0 | OSC3 | - | 145 | 220 | μΑ |
| | | IOSC = OFF, OSC3 = 16 MHz (internal oscillator)*2, SYS | CLK = (| OSC3, | - | 1,650 | 2,500 | μΑ |
| | | FLASHCWAIT.RDWAIT[1:0] bits = 0x2 (3 cycles) | | | | | | |


^{*1} OSC3 oscillator: CLGOSC3.OSC3MD[1:0] bits = 0x2, CLGOSC3.OSC3INV[1:0] bits = 0x0, CG3 = CD3 = 100 pF, ceramic resonator = CSBLA_J (manufactured by Murata Manufacturing Co., Ltd., 1 MHz)

^{*2} RDBG is not required when using the DSIO pin as a general-purpose I/O port.


^{*2} OSC3 oscillator: CLGOSC3.OSC3MD[1:0] bits = 0x0, CLGOSC3.OSC3FQ[1:0] bits = 0x3

^{*3} The current consumption values were measured when a test program consisting of 60.5 % ALU instructions, 17 % branch instructions, 12 % RAM read instructions, and 10.5 % RAM write instructions was executed continuously in the Flash memory.


Current consumption-temperature characteristic in SLEEP mode




Current consumption-temperature characteristic in HALT mode (IOSC operation)




Current consumption-temperature characteristic in HALT mode (OSC3 operation)




Current consumption-temperature characteristic in RUN mode (IOSC operation)



Current consumption-temperature characteristic in RUN mode (OSC1 operation)



Current consumption-frequency characteristic in RUN mode (OSC3 operation)



19.4 System Reset Controller (SRC) Characteristics

#RESET pin characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = Vss2 = 0 V, Ta = -40 to 85 °C


| Item | Symbol | Condition | Min. | Typ. | Max. | Unit |
|--|-----------------|-----------|---------------------|------|---------------------|------|
| High level Schmitt input threshold voltage | V _{T+} | | $0.5 \times V_{DD}$ | _ | 0.8 × Vdd | V |
| Low level Schmitt input threshold voltage | VT- | | $0.2 \times V_{DD}$ | - | $0.5 \times V_{DD}$ | V |
| Schmitt input hysteresis voltage | ΔVτ | | 180 | - | - | mV |
| Input pull-up resistance | Rın | | 100 | 230 | 500 | kΩ |
| Pin capacitance | Cin | | _ | - | 15 | pF |
| Reset Low pulse width | tsr | | 5 | - | _ | μs |



POR/BOR characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{A} = -40$ to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------|-----------|------|------|------|------|
| POR/BOR canceling voltage | V _{RST+} | | - | 1.51 | 1.75 | V |
| POR/BOR detection voltage | VRST- | | 1.25 | 1.45 | - | V |
| POR/BOR hysteresis voltage | ΔV RST | | 40 | 60 | - | mV |
| POR/BOR detection response time | trst | | _ | - | 20 | μs |
| POR/BOR operating limit voltage | VRSTOP | | - | 0.5 | 0.95 | V |
| POR/BOR reset request hold time | trrq | | 0.01 | - | 4 | ms |



Note: When performing a power-on-reset again after the power is turned off, decrease the VDD voltage to VRSTOP or less.

Reset hold circuit characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = Vss2 = 0 V, Ta = -40 to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-------------------|--------|-----------|------|------|------|------|
| Reset hold time*1 | trstr | | - | - | 200 | μs |

^{*1} Time until the internal reset signal is negated after the reset request is canceled.

19.5 Clock Generator (CLG) Characteristics

Oscillator circuit characteristics including resonators change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform matching evaluation using the actual printed circuit board.


IOSC oscillator circuit characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{A} = -40$ to 85 °C

| Item | Symbol | Condition | Та | Min. | Тур. | Max. | Unit |
|------------------------|--------|-----------|--------------|------|------|------|------|
| Oscillation start time | tstal | | | - | - | 3 | μs |
| Oscillation frequency | fiosc | | 25 °C | 679 | 700 | 721 | kHz |
| | | | -40 to 85 °C | 651 | 700 | 749 | kHz |

IOSC oscillation frequency-temperature characteristic






OSC3 oscillator circuit characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = Vss2 = 0 V, Ta = 25 $^{\circ}C$

| Item | Symbol | Condition | Та | Min. | Тур. | Max. | Unit |
|-------------------------------|--------|------------------------------------|--------------|-------|-------|-------|------|
| Internal oscillator | tsta3l | CLGOSC3.OSC3MD[1:0] bits = 0x0 | | - | - | 3 | μs |
| oscillation start time | | | | | | | |
| Internal oscillator | foscai | CLGOSC3.OSC3MD[1:0] bits = $0x0$, | 25 °C | 15.76 | 16.00 | 16.25 | MHz |
| oscillation frequency | | CLGOSC3.OSC3FQ[1:0] bits = 0x3 | -10 to 60 °C | 15.68 | 16.00 | 16.32 | MHz |
| | | | -40 to 85 °C | 15.60 | 16.00 | 16.40 | MHz |
| | | CLGOSC3.OSC3MD[1:0] bits = $0x0$, | 25 °C | 11.73 | 12.10 | 12.47 | MHz |
| | | CLGOSC3.OSC3FQ[1:0] bits = 0x2 | -40 to 85 °C | 11.61 | 12.10 | 12.59 | MHz |
| | | CLGOSC3.OSC3MD[1:0] bits = $0x0$, | 25 °C | 7.95 | 8.20 | 8.45 | MHz |
| | | CLGOSC3.OSC3FQ[1:0] bits = 0x1 | -40 to 85 °C | 7.87 | 8.20 | 8.53 | MHz |
| | | CLGOSC3.OSC3MD[1:0] bits = 0x0, | 25 °C | 3.93 | 4.10 | 4.27 | MHz |
| | | CLGOSC3.OSC3FQ[1:0] bits = 0x0 | -40 to 85 °C | 3.89 | 4.10 | 4.31 | MHz |
| Crystal/ceramic oscillator | tsta3C | CLGOSC3.OSC3MD[1:0] bits = 0x2, | | - | - | 10.0 | ms |
| oscillation start time*1 | | CLGOSC3.OSC3INV[1:0] bits = 0x0 | | | | | |
| Crystal/ceramic oscillator | Сызс | CLGOSC3.OSC3MD[1:0] bits = 0x2 | | - | 8 | - | pF |
| internal gate capacitance | | | | | | | |
| Crystal/ceramic oscillator | Сызс | CLGOSC3.OSC3MD[1:0] bits = 0x2 | | - | 8 | - | рF |
| internal drain capacitance | | | | | | | |
| Crystal/ceramic oscillator | losc3C | CLGOSC3.OSC3MD[1:0] bits = $0x2$, | | - | 50 | - | % |
| circuit current - oscillation | | CLGOSC3.OSC3INV[1:0] bits = 0x0 | | | | | |
| inverter drivability ratio | | CLGOSC3.OSC3MD[1:0] bits = $0x2$, | | - | 100 | - | % |
| | | CLGOSC3.OSC3INV[1:0] bits = 0x1 (| reference) | | | | |
| | | CLGOSC3.OSC3MD[1:0] bits = $0x2$, | | - | 120 | - | % |
| | | CLGOSC3.OSC3INV[1:0] bits = 0x2 | | | | | |
| | | CLGOSC3.OSC3MD[1:0] bits = $0x2$, | | - | 190 | _ | % |
| | | CLGOSC3.OSC3INV[1:0] bits = 0x3 | | | | | |

^{*2} Ceramic resonator = CSBLA_J (manufactured by Murata Manufacturing Co., Ltd., 1 MHz), CG3 = CD3 = 100 pF


OSC3 internal oscillation frequency-temperature characteristic



EXOSC external clock input characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{a} = -40$ to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|--|-----------------|--------------------------|---------------------|------|---------------------|------|
| EXOSC external clock duty ratio | texoscd | texoscd = texosch/texosc | 46 | - | 54 | % |
| High level Schmitt input threshold voltage | V _{T+} | | $0.5 \times V_{DD}$ | - | $0.8 \times V_{DD}$ | ٧ |
| Low level Schmitt input threshold voltage | V _{T-} | | $0.2 \times V_{DD}$ | - | $0.5 \times V_{DD}$ | V |
| Schmitt input hysteresis voltage | ΔVτ | | 180 | - | - | mV |



19.6 Flash Memory Characteristics

Unless otherwise specified: VDD = 2.4 to 5.5 V, $Vss = Vss_2 = 0$ V, Ta = -40 to 85 °C


| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|----------------------|--------|-------------------------------------|-------|------|------|-------|
| Programming count *1 | CFEP | Programmed data is guaranteed to be | 1,000 | _ | - | times |
| | | retained for 10 years. | | | | |

^{*1} Assumed that Erasing + Programming as count of 1. The count includes programming in the factory for shipment with ROM data programmed.

19.7 Input/Output Port (PPORT) Characteristics


Unless otherwise specified: VDD = VDD2 = 1.8 to 5.5 V, Vss = Vss2 = 0 V, Ta = -40 to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-----------------------------|-----------------|---|----------------------|------|----------------------|------|
| High level Schmitt input | V _{T+} | P00-07, P10-17, P20-24, P40-47, PD0-D1, PD3-D4 | $0.5 \times V_{DD}$ | - | $0.8 \times V_{DD}$ | V |
| threshold voltage | | P50-54 | $0.5 \times V_{DD2}$ | - | $0.8 \times V_{DD2}$ | V |
| Low level Schmitt input | V _{T-} | P00-07, P10-17, P20-24, P40-47, PD0-D1, PD3-D4 | $0.2 \times V_{DD}$ | _ | $0.5 \times V_{DD}$ | V |
| threshold voltage | | P50–54 | $0.2 \times V_{DD2}$ | _ | $0.5 \times V_{DD2}$ | V |
| Schmitt input hysteresis | ΔV_T | P00-07, P10-17, P20-24, P40-47, P50-54, PD0-D1, PD3-D4 | 180 | - | - | mV |
| voltage | | | | | | |
| High level output current 1 | Іон1 | P00-07, P10-17, P20-24, P40-47, PD0-D4, VoH = 0.9 × VDD | - | - | -0.5 | mA |
| High level output current 2 | Іон2 | P50-54, VDD2 = 4.5~5.5 V, VOH = VDD2 - 1.0 V | - | _ | -56 | mA |
| Low level output current 1 | IOL1 | P00-07, P10-17, P20-24, P40-47, PD0-D4, Vol = 0.1 × VdD | 0.5 | - | - | mA |
| Low level output current 2 | lol2 | $P50-54$, $Vol = 0.1 \times Vdd2$ | 2.0 | - | - | mA |
| Low level output current 3 | Юьз | P40-47, VDD = 4.5~5.5 V, VOL = VSS2 + 1.0 V | 7 | - | - | mA |
| Leakage current | ILEAK | P00-07, P10-17, P20-24, P40-47, P50-54, PD0-D4 | -150 | _ | 150 | nA |
| Input pull-up resistance | RINU | P00-07, P10-17, P20-24, P40-47, P50-54, PD0-D1, PD3-D4 | 75 | 150 | 300 | kΩ |
| Input pull-down resistance | RIND | P00-07, P10-17, P20-24, P40-47, P50-54, PD0-D1, PD3-D4 | 75 | 150 | 300 | kΩ |
| Pin capacitance | Cin | P00–07, P10–17, P20–24, P40–47, P50–54, PD0–D1, PD3–D4 | _ | _ | 15 | рF |




High-level output current characteristic (Except for P50–54)

Ta = 85 °C, Max. value



High-level output current characteristic (P50–54)

Ta = 85 °C, Max. value



Low-level output current characteristic (Except for P50–54)

Ta = 85 °C, Min. value

10


VDD = 5.5 V

VDD = 3.6 V

VDD = 1.8 V

Low-level output current characteristic (P50–54)

Ta = 85 °C, Min. value



19.8 Supply Voltage Detector (SVD3) Characteristics


Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{A} = -40$ to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|-------------------------------|----------|--|--------|-------|-------|------|
| EXSVD pin input voltage range | VEXSVD | | 0 | - | VDD | V |
| EXSVD input impedance | REXSVD | SVDCTL.SVDC[4:0] bits = 0x00 | 253 | 279 | 305 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x01 | 274 | 302 | 330 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x02 | 317 | 348 | 380 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x03 | 338 | 371 | 405 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x04 | 380 | 418 | 456 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x05 | 421 | 464 | 507 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x06 | 443 | 487 | 531 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x07 | 464 | 511 | 557 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x08 | 486 | 534 | 581 | kΩ |
| | İ | SVDCTL.SVDC[4:0] bits = 0x09 | 507 | 557 | 607 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0a | 528 | 580 | 631 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0b | 551 | 603 | 655 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0c | 571 | 626 | 682 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0d | 593 | 649 | 705 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0e | 616 | 672 | 727 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x0f | 635 | 695 | 754 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x10 | 658 | 718 | 777 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x11 | 679 | 741 | 804 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x12 | 698 | 765 | 833 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x13 | 739 | 812 | 885 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x14 | 761 | 834 | 908 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x15 | 804 | 880 | 955 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x16 | 842 | 929 | 1,016 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x17 | 878 | 948 | 1,019 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x18 | 893 | 972 | 1,052 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x19 | 922 | 993 | 1,064 | kΩ |
| EXSVD input impedance | REXSVD | SVDCTL.SVDC[4:0] bits = 0x1a | 963 | 1,041 | 1,119 | kΩ |
| EXOVE imput impedance | ILLASVD | SVDCTL.SVDC[4:0] bits = 0x1b | 982 | 1,063 | 1,145 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x1c | 1,001 | 1,086 | 1,171 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x1d | 1,001 | 1,110 | 1,171 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x1e | 1,054 | 1,110 | 1,190 | kΩ |
| | | SVDCTL.SVDC[4:0] bits = 0x1f | 1,072 | 1,154 | 1,237 | kΩ |
| EXSVD detection voltage | VSVD_EXT | | 1.17 | 1.2 | 1.23 | V V |
| LX3VD detection voltage | VSVD_EXT | SVDCTL.SVDC[4:0] bits = 0x0 SVDCTL.SVDC[4:0] bits = 0x1 | 1.17 | 1.3 | 1.33 | V |
| | | | | 1.5 | 1.54 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x2 | 1.46 | | | V |
| | | SVDCTL.SVDC[4:0] bits = 0x3 | 1.56 | 1.6 | 1.64 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x04 | 1.76 | 1.8 | 1.85 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x05 | 1.95 | 2.0 | 2.05 | _ |
| | | SVDCTL.SVDC[4:0] bits = 0x06 | 2.05 | 2.1 | 2.15 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x07 | 2.15 | 2.2 | 2.26 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x08 | 2.24 | 2.3 | 2.36 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x09 | 2.34 | 2.4 | 2.46 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0a | 2.44 | 2.5 | 2.56 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0b | 2.54 | 2.6 | 2.67 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x0c | 2.63 | 2.7 | 2.77 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0d | 2.73 | 2.8 | 2.87 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x0e | 2.83 | 2.9 | 2.97 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0f | 2.93 | 3.0 | 3.08 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x10 | 3.02 | 3.1 | 3.18 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x11 | 3.12 | 3.2 | 3.28 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x12 | 3.22 | 3.3 | 3.38 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x13 | 3.41 | 3.5 | 3.59 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x14 | 3.51 | 3.6 | 3.69 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x15 | 3.71 | 3.8 | 3.90 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x16 | 3.90 | 4.0 | 4.10 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x17 | 4.00 | 4.1 | 4.20 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x18 | 4.10 | 4.2 | 4.31 | V |
| | 1 | SVDCTL.SVDC[4:0] bits = 0x19 | 4.19 | 4.3 | 4.41 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1a | 4.39 | 4.5 | 4.61 | V |
| | | 10\/DOTL 0\/D0[4:0] bit- 0::4b | 1 4 40 | 4.6 | 4.72 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1b | 4.49 | 7.0 | 7.12 | |
| | | SVDCTL.SVDC[4:0] bits = 0x1c | 4.49 | 4.7 | 4.82 | V |
| | | | | | | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1c | 4.58 | 4.7 | 4.82 | |

19 ELECTRICAL CHARACTERISTICS


| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|----------------------------------|--------|-------------------------------|------|---------|------|------|
| SVD detection voltage | Vsvd | SVDCTL.SVDC[4:0] bits = 0x04 | 1.76 | 1.8 | 1.85 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x05 | 1.95 | 2.0 | 2.05 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x06 | 2.05 | 2.1 | 2.15 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x07 | 2.15 | 2.2 | 2.26 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x08 | 2.24 | 2.3 | 2.36 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x09 | 2.34 | 2.4 | 2.46 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0a | 2.44 | 2.5 | 2.56 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0b | 2.54 | 2.6 | 2.67 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0c | 2.63 | 2.7 | 2.77 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0d | 2.73 | 2.8 | 2.87 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0e | 2.83 | 2.9 | 2.97 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x0f | 2.93 | 3.0 | 3.08 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x10 | 3.02 | 3.1 | 3.18 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x11 | 3.12 | 3.2 | 3.28 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x12 | 3.22 | 3.3 | 3.38 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x13 | 3.41 | 3.5 | 3.59 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x14 | 3.51 | 3.6 | 3.69 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x15 | 3.71 | 3.8 | 3.90 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x16 | 3.90 | 4.0 | 4.10 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x17 | 4.00 | 4.1 | 4.20 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x18 | 4.10 | 4.2 | 4.31 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x19 | 4.19 | 4.3 | 4.41 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1a | 4.39 | 4.5 | 4.61 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1b | 4.49 | 4.6 | 4.72 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1c | 4.58 | 4.7 | 4.82 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1d | 4.68 | 4.8 | 4.92 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1e | 4.78 | 4.9 | 5.02 | V |
| | | SVDCTL.SVDC[4:0] bits = 0x1f | 4.88 | 5.0 | 5.13 | V |
| SVD circuit enable response time | tsvden | *1 | _ | _ | 500 | μs |
| SVD circuit response time | tsvp | | _ | - | 60 | μs |
| SVD circuit current | Isvo | SVDCTL.SVDMD[1:0] bits = 0x0, | _ | 19 | 35 | μΑ |
| | | SVDCTL.SVDC[4:0] bits = 0x04, | | | | |
| | | CLK_SVD3 = 32 kHz, Ta = 25 °C | | | | |
| | | SVDCTL.SVDMD[1:0] bits = 0x1, | _ | 4.7 | 7.7 | μΑ |
| | | SVDCTL.SVDC[4:0] bits = 0x04, | | | | |
| | | CLK_SVD3 = 32 kHz, Ta = 25 °C | | <u></u> | | |
| | | SVDCTL.SVDMD[1:0] bits = 0x2, | - | 2.5 | 4.1 | μΑ |
| | | SVDCTL.SVDC[4:0] bits = 0x04, | | | | |
| | | CLK_SVD3 = 32 kHz, Ta = 25 °C | | | | |
| | | SVDCTL.SVDMD[1:0] bits = 0x3, | - | 1.5 | 2.4 | μΑ |
| | | SVDCTL.SVDC[4:0] bits = 0x04, | | | | |
| | | CLK_SVD3 = 32 kHz, Ta = 25 °C | | | | |

^{*1} If CLK_SVD3 is configured in the neighborhood of 32 kHz, the SVDINTF.SVDDT bit is masked during the tsvDEN period and it retains the previous value.



SVD circuit current - power supply voltage characteristic

Ta = 25 °C, SVDCTL.SVDC[4:0] bits = 0x04, CLK_SVD3 = 32 kHz, Typ. value



19.9 UART (UART3) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{a} = -40$ to 85 °C

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit |
|--------------------|--------|-------------|------|------|---------|------|
| Transfer baud rate | UBRT1 | Normal mode | 150 | _ | 921,600 | bps |
| | UBRT2 | IrDA mode | 150 | - | 115,200 | bps |


19.10 Synchronous Serial Interface (SPIA) Characteristics

Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, $V_{SS} = V_{SS2} = 0$ V, $T_{A} = -40$ to 85 °C


| Item | Symbol | Condition | V DD | Min. | Тур. | Max. | Unit |
|--------------------------|--------|---------------------------|--------------|------|------|------|------|
| SPICLKn cycle time | tscyc | | 4.5 to 5.5 V | 250 | _ | - | ns |
| | | | 1.8 to 4.5 V | 500 | - | - | ns |
| SPICLKn High pulse width | tsckh | | 4.5 to 5.5 V | 100 | - | - | ns |
| | | | 1.8 to 4.5 V | 200 | - | - | ns |
| SPICLKn Low pulse width | tsckl | | 4.5 to 5.5 V | 100 | - | - | ns |
| | | | 1.8 to 4.5 V | 200 | - | - | ns |
| SDIn setup time | tsps | | 4.5 to 5.5 V | 50 | - | - | ns |
| | | | 1.8 to 4.5 V | 80 | - | - | ns |
| SDIn hold time | tsdн | | 4.5 to 5.5 V | 20 | - | - | ns |
| | | | 1.8 to 4.5 V | 30 | - | - | ns |
| SDOn output delay time | tspo | CL = 30 pF *1 | 4.5 to 5.5 V | - | - | 60 | ns |
| | | | 1.8 to 4.5 V | - | _ | 90 | ns |
| #SPISSn setup time | tsss | | · | 80 | - | - | ns |
| #SPISSn High pulse width | tssn | | | 100 | - | - | ns |
| SDOn output start time | tsdd | CL = 30 pF *1 | | _ | _ | 90 | ns |
| SDOn output stop time | tsdz | C _L = 30 pF *1 | | - | - | 80 | ns |

^{*1} CL = Pin load

Master and slave modes



Slave mode




19.11 I2C (I2C) Characteristics

Unless otherwise specified: VDD = 1.8 to 5.5 V, Vss = Vss2 = 0 V, Ta = -40 to 85 °C

| lko-m- | Cumahad | Condition | St | andard mo | de | | Fast mode | , | Unit |
|---|---------|-----------|------|-----------|-------|------|-----------|------|------|
| Item | Symbol | Condition | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit |
| SCLn frequency | fscL | | 0 | _ | 100 | 0 | _ | 400 | kHz |
| Hold time (repeated) START condition * | thd:sta | | 4.0 | _ | - | 0.6 | - | - | μs |
| SCLn Low pulse width | tLow | | 4.7 | - | - | 1.3 | - | - | μs |
| SCLn High pulse width | thigh | | 4.0 | - | - | 0.6 | - | - | μs |
| Repeated START condition setup time | tsu:sta | | 4.7 | - | - | 0.6 | - | - | μs |
| Data hold time | thd:dat | | 0 | - | - | 0 | - | - | μs |
| Data setup time | tsu:dat | | 250 | - | - | 100 | - | - | ns |
| SDAn, SCLn rise time | tr | | - | - | 1,000 | - | - | 300 | ns |
| SDAn, SCLn fall time | tr | | - | - | 300 | - | _ | 300 | ns |
| STOP condition setup time | tsu:sто | | 4.0 | _ | - | 0.6 | _ | _ | μs |
| Bus free time | tbuf | | 4.7 | - | - | 1.3 | _ | - | μs |

* After this period, the first clock pulse is generated.



19.12 12-bit A/D Converter (ADC12A) Characteristics


Unless otherwise specified: $V_{DD} = 1.8$ to 5.5 V, VREFAn = 1.8 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, ADC12 nTRG.SMPCLK[2:0] bits = 0x3 (7cycles)

| Item | Symbol | Condition | V DD | Min. | Тур. | Max. | Unit |
|---------------------------|-------------|---|-------------|------|------|-----------------|------|
| VREFAn voltage range | VREFA | | | 1.8 | _ | V _{DD} | V |
| A/D conversion clock | fCLK_ADC12A | | | 16 | _ | 2,200 | kHz |
| frequency | | | | | | | |
| Sampling rate *1 | fsmp | | | _ | _ | 100 | ksps |
| Integral nonlinearity *2 | INL | VDD = VREFAn *3 | | _ | _ | ±3 | LSB |
| Differential nonlinearity | DNL | VDD = VREFAn *3 | | _ | _ | ±3 | LSB |
| Zero-scale error | ZSE | VDD = VREFAn *3 | _ | - | ±5 | LSB | |
| Full-scale error | FSE | VDD = VREFAn *3 | _ | _ | ±5 | LSB | |
| Analog input resistance | RADIN | | | _ | _ | 4 | kΩ |
| Analog input capacitance | CADIN | | | _ | _ | 30 | pF |
| A/D converter circuit | IADC | ADC12_nCFG.VRANGE[1:0] bits = 0x3, | 3.6 V | _ | 380 | 670 | μΑ |
| current | | VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps, | | | | | |
| | | Ta = 25 °C | | | | | |
| | | ADC12_nCFG.VRANGE[1:0] bits = 0x2, | 4.8 V | _ | 230 | 390 | μΑ |
| | | VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps, | | | | | |
| | | Ta = 25 °C | | | | | |
| | | ADC12_nCFG.VRANGE[1:0] bits = 0x1, | 5.5 V | _ | 210 | 350 | μΑ |
| | | VDD = VREFA, ADIN = VREFA/2, fSMP = 100 ksps, | | | | | |
| | | Ta = 25 °C | | | | | |


- *1 The Max. value is the value when the A/D conversion clock frequency fclk_ADC12A = 1,000 kHz.
- *2 Integral nonlinearity is measured at the end point line.
- *3 The error will be increased according to the potential difference between VDD and VREFAn.

A/D converter current consumptionpower supply voltage characteristic

VDD = VREFA, ADIN = VREFA/2, fsmp = 100 ksps, Ta = 25 °C, Typ. value



20 Basic External Connection Diagram



- *1: When OSC3 crystal/ceramic oscillator is selected
- *2: Available only in the S1C17M13
- (): Do not mount components if unnecessary.

Sample external components

| Symbol | Name | Recommended components |
|---------|--|--|
| X'tal3 | Crystal resonator | CA-301 (4 MHz) manufactured by Seiko Epson Corporation |
| Ceramic | Ceramic resonator | CSBLA_J (1 MHz) manufactured by Murata Manufacturing Co., Ltd. |
| Сgз | OSC3 gate capacitor | Ceramic capacitor |
| Срз | OSC3 drain capacitor | Ceramic capacitor |
| CPW1 | Bypass capacitor between Vss and VDD | Ceramic capacitor or electrolytic capacitor |
| CPW2 | Bypass capacitor between Vss2 and VDD2 | Ceramic capacitor or electrolytic capacitor |
| СРИЗ | Capacitor between Vss and VD1 | Ceramic capacitor |
| RDBG | DSIO pull-up resistor | Thick film chip resistor |
| CVPP | Capacitor between Vss and VPP | Ceramic capacitor |

^{*} For recommended component values, refer to "Recommended Operating Conditions" in the "Electrical Characteristics" chapter.

21 Package

TQFP12-48pin package

(Unit: mm)




Figure 21.1 QFP12-48pin Package Dimensions

Appendix A List of Peripheral Circuit Control Registers

| 0x400 | 0-0x4008 | | | | | N | lisc Registers (MISC) |
|---------|--|------|-------------|---------|-------|------|-----------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x4000 | MSCPROT (MISC System Protect Register) | 15–0 | PROT[15:0] | 0x0000 | H0 | R/W | - |
| 0x4002 | MSCIRAMSZ | 15–9 | _ | 0x00 | - | R | _ |
| | (MISC IRAM Size | 8 | (reserved) | 0 | H0 | R/WP | Always set to 0. |
| | Register) | 7–3 | _ | 0x04 | _ | R | _ |
| | | 2–0 | IRAMSZ[2:0] | 0x2 | H0 | R/WP | |
| 0x4004 | MSCTTBRL (MISC Vector Table | 15–8 | TTBR[15:8] | 0x80 | H0 | R/WP | _ |
| | Address Low Register) | 7–0 | TTBR[7:0] | 0x00 | H0 | R | |
| 0x4006 | MSCTTBRH (MISC Vector Table | 15–8 | _ | 0x00 | - | R | _ |
| | Address High Register) | 7–0 | TTBR[23:16] | 0x00 | H0 | R/WP | |
| 0x4008 | MSCPSR | 15–8 | _ | 0x00 | - | R | _ |
| | (MISC PSR Register) | 7–5 | PSRIL[2:0] | 0x0 | H0 | R | |
| | | 4 | PSRIE | 0 | H0 | R | |
| | | 3 | PSRC | 0 | H0 | R | |
| | | 2 | PSRV | 0 | H0 | R | |
| | | 1 | PSRZ | 0 | H0 | R | |
| | | 0 | PSRN | 0 | H0 | R | |

| 0x402 | 0 | | | | | Po | wer Generator (PWG) |
|---------|--------------------|------|--------------|---------|-------|------|---------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x4020 | PWGVD1CTL | 15–8 | _ | 0x00 | _ | R | _ |
| | (PWG VD1 Regulator | 7–2 | - | 0x00 | _ | R | |
| | Control Register) | 1–0 | REGMODE[1:0] | 0x0 | H0 | R/WP | |

| 0x404 | 0–0x4050 | | | | | C | ock Generator (CLG) |
|---------|-------------------|-------|-------------|---------|-------|------|---------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x4040 | CLGSCLK | 15 | WUPMD | 0 | H0 | R/WP | _ |
| | (CLG System Clock | 14 | _ | 0 | - | R | |
| | Control Register) | 13–12 | WUPDIV[1:0] | 0x0 | H0 | R/WP | |
| | | 11–10 | _ | 0x0 | - | R | |
| | | 9–8 | WUPSRC[1:0] | 0x0 | H0 | R/WP | |
| | | 7–6 | _ | 0x0 | ı | R | |
| | | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/WP | |
| | | 3–2 | _ | 0x0 | ı | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |
| 0x4042 | CLGOSC | 15–12 | | 0x0 | _ | R | _ |
| | (CLG Oscillation | 11 | EXOSCSLPC | 1 | H0 | R/W | |
| | Control Register) | 10 | OSC3SLPC | 1 | H0 | R/W | |
| | | 9 | _ | 0 | - | R | |
| | | 8 | IOSCSLPC | 1 | H0 | R/W | |
| | | 7–4 | _ | 0x0 | - | R | |
| | | 3 | EXOSCEN | 0 | H0 | R/W | |
| | | 2 | OSC3EN | 0 | H0 | R/W | |
| | | 1 | _ | 0 | _ | R | |
| | | 0 | IOSCEN | 1 | H0 | R/W | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|-----------------------|-------|--------------|---------|-------|------|-----------------------|
| 0x4048 | CLGOSC3 | 15–12 | _ | 0x0 | _ | R | _ |
| | (CLG OSC3 Control | 11–10 | OSC3FQ[1:0] | 0x1 | H0 | R/WP | |
| | Register) | 9–8 | OSC3MD[1:0] | 0x0 | H0 | R/WP | |
| | | 7–6 | _ | 0x0 | - | R | |
| | | 5–4 | OSC3INV[1:0] | 0x3 | H0 | R/WP | |
| | | 3 | _ | 0 | - | R | |
| | | 2–0 | OSC3WT[2:0] | 0x6 | H0 | R/WP | |
| 0x404c | CLGINTF | 15–8 | - | 0x00 | _ | R | _ |
| | (CLG Interrupt Flag | 7–3 | _ | 0x00 | - | R | |
| | Register) | 2 | OSC3STAIF | 0 | H0 | R/W | Cleared by writing 1. |
| | | 1 | _ | 0 | - | R | _ |
| | | 0 | IOSCSTAIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x404e | CLGINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (CLG Interrupt Enable | 7–3 | - | 0x00 | - | R | |
| | Register) | 2 | OSC3STAIE | 0 | H0 | R/W | |
| | | 1 | - | 0 | - | R | |
| | | 0 | IOSCSTAIE | 0 | H0 | R/W | |
| 0x4050 | CLGFOUT | 15–8 | _ | 0x00 | _ | R | _ |
| | (CLG FOUT Control | 7 | - | 0 | - | R | |
| | Register) | 6–4 | FOUTDIV[2:0] | 0x0 | H0 | R/W | |
| | | 3–2 | FOUTSRC[1:0] | 0x0 | H0 | R/W | |
| | | 1 | _ | 0 | - | R | |
| | | 0 | FOUTEN | 0 | H0 | R/W | |

0x4080-0x4090 Interrupt Controller (ITC)

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---|-------|------------|---------|-------|-----|---|
| 0x4080 | ITCLV0 | 15–11 | - | 0x00 | _ | R | - |
| | (ITC Interrupt Level | 10–8 | ILV1[2:0] | 0x0 | H0 | R/W | Port interrupt (ILVPPORT) |
| | Setup Register 0) | 7–3 | _ | 0x00 | _ | R | _ |
| | | 2–0 | ILV0[2:0] | 0x0 | H0 | R/W | Supply voltage detector interrupt (ILVSVD3) |
| 0x4082 | ITCLV1 | 15–11 | _ | 0x00 | - | R | _ |
| | (ITC Interrupt Level Setup Register 1) | 10–8 | ILV3[2:0] | 0x0 | H0 | R/W | Clock generator interrupt (ILVCLG) |
| | | 7–0 | _ | 0x00 | _ | R | _ |
| 0x4084 | ITCLV2 | 15–11 | _ | 0x00 | _ | R | _ |
| | (ITC Interrupt Level Setup Register 2) | 10–8 | ILV5[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.0 interrupt (ILVT16_0) |
| | | 7–0 | _ | 0x00 | _ | R | - |
| 0x4086 | ITCLV3 | 15–11 | _ | 0x00 | _ | R | _ |
| | (ITC Interrupt Level Setup Register 3) | 10–8 | ILV7[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.1 interrupt (ILVT16_1) |
| | | 7–3 | - | 0x00 | - | R | - |
| | | 2–0 | ILV6[2:0] | 0x0 | H0 | R/W | UART Ch.0 interrupt (ILVUART3_0) |
| 0x4088 | ITCLV4 | 15–11 | _ | 0x00 | _ | R | _ |
| | (ITC Interrupt Level | 10–8 | ILV9[2:0] | 0x0 | H0 | R/W | I ² C Ch.0 interrupt (ILVI2C_0) |
| | Setup Register 4) | 7–3 | _ | 0x00 | _ | R | _ |
| | | 2–0 | ILV8[2:0] | 0x0 | H0 | R/W | Synchronous serial interface Ch.0 interrupt (ILVSPIA_0) |
| 0x408a | ITCLV5 | 15–11 | _ | 0x00 | _ | R | |
| | (ITC Interrupt Level Setup Register 5) | 10–8 | ILV11[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.2 interrupt (ILVT16_2) |
| | | 7–3 | _ | 0x00 | _ | R | _ |
| | | 2–0 | ILV10[2:0] | 0x0 | H0 | R/W | 16-bit PWM timer Ch.0 interrupt (ILVT16B_0) |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|----------------------|-------|------------|---------|-------|-----|--------------------------------|
| 0x408c | ITCLV6 | 15–11 | _ | 0x00 | - | R | _ |
| | (ITC Interrupt Level | 10–8 | ILV13[2:0] | 0x0 | H0 | R/W | IR remote controller interrupt |
| | Setup Register 6) | | | | | | (ILVREMC2_0) |
| | | 7–3 | _ | 0x00 | - | R | _ |
| | | 2-0 | ILV12[2:0] | 0x0 | H0 | R/W | 16-bit timer Ch.3 interrupt |
| | | | | | | | (ILVT16_3) |
| 0x408e | ITCLV7 | 15–11 | _ | 0x00 | _ | R | _ |
| | (ITC Interrupt Level | 10–8 | ILV15[2:0] | 0x0 | H0 | R/W | Seven-segment LED |
| | Setup Register 7) | | | | | | controller interrupt (ILVLEDC) |
| | | 7–3 | _ | 0x00 | ı | R | _ |
| | | 2-0 | ILV14[2:0] | 0x0 | H0 | R/W | 12-bit A/D converter |
| | | | | | | | interrupt (ILVADC12_0) |
| 0x4090 | ITCLV8 | 15–8 | _ | 0x00 | - | R | _ |
| | (ITC Interrupt Level | 7–3 | _ | 0x00 | _ | R | _ |
| | Setup Register 8) | 2–0 | ILV16[2:0] | 0x0 | H0 | R/W | Synchronous serial interface |
| | | | | | | | Ch.1 interrupt (ILVSPIA_1) |

0x40a0-0x40a4 Watchdog Timer (WDT2)

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|------------------------------|-------|-------------|---------|-------|------|-------------------|
| 0x40a0 | WDTCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (WDT2 Clock Control | 8 | DBRUN | 0 | H0 | R/WP | |
| | Register) | 7–6 | _ | 0x0 | - | R | |
| | | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/WP | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |
| 0x40a2 | WDTCTL | 15–11 | _ | 0x00 | _ | R | _ |
| | (WDT2 Control | 10–9 | MOD[1:0] | 0x0 | H0 | R/WP | |
| | Register) | 8 | STATNMI | 0 | H0 | R | |
| | | 7–5 | _ | 0x0 | - | R | |
| | | 4 | WDTCNTRST | 0 | H0 | WP | Always read as 0. |
| | | 3–0 | WDTRUN[3:0] | 0xa | H0 | R/WP | _ |
| 0x40a4 | WDTCMP (WDT2 Counter Com- | 15–10 | _ | 0x00 | - | R | _ |
| | pare Match Register) | 9–0 | CMP[9:0] | 0x3ff | H0 | R/WP | |

0x4100–0x4106 Supply Voltage Detector (SVD3)

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|----------------------------|-------|-------------|---------|-------|------|---|
| 0x4100 | SVDCLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (SVD3 Clock Control | 8 | DBRUN | 1 | H0 | R/WP | |
| | Register) | 7 | _ | 0 | ı | R | |
| | | 6–4 | CLKDIV[2:0] | 0x0 | H0 | R/WP | |
| | | 3–2 | _ | 0x0 | Ī | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | |
| 0x4102 | SVDCTL | 15 | VDSEL | 0 | H1 | R/WP | _ |
| | (SVD3 Control Register) | 14–13 | SVDSC[1:0] | 0x0 | H0 | R/WP | Writing takes effect when the SVDCTL.SVDMD[1:0] bits are not 0x0. |
| | | 12–8 | SVDC[4:0] | 0x1e | H1 | R/WP | _ |
| | | 7–4 | SVDRE[3:0] | 0x0 | H1 | R/WP | |
| | | 3 | EXSEL | 0 | H1 | R/WP | |
| | | 2–1 | SVDMD[1:0] | 0x0 | H0 | R/WP | |
| | | 0 | MODEN | 0 | H1 | R/WP | |
| 0x4104 | SVDINTF | 15–9 | _ | 0x00 | _ | R | _ |
| | (SVD3 Status and | 8 | SVDDT | Х | - | R | |
| | Interrupt Flag | 7–1 | _ | 0x00 | - | R | |
| | Register) | 0 | SVDIF | 0 | H1 | R/W | Cleared by writing 1. |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|------------------|------|----------|---------|-------|-----|---------|
| 0x4106 | SVDINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (SVD3 Interrupt | 7–1 | - | 0x00 | _ | R | |
| | Enable Register) | 0 | SVDIE | 0 | H0 | R/W | |

| 0x416 | 0–0x416c | | | | | 1 | 6-bit Timer (T16) Ch.0 |
|---------|--|------|-------------|---------|-------|-----|------------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x4160 | T16_0CLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.0 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x4162 | T16_0MOD | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.0 Mode | 7–1 | _ | 0x00 | - | R | |
| | Register) | 0 | TRMD | 0 | H0 | R/W | |
| 0x4164 | T16_0CTL | 15–9 | - | 0x00 | _ | R | _ |
| | (T16 Ch.0 Control | 8 | PRUN | 0 | H0 | R/W | |
| | Register) | 7–2 | _ | 0x00 | _ | R | |
| | | 1 | PRESET | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x4166 | T16_0TR (T16 Ch.0 Reload Data Register) | 15–0 | TR[15:0] | 0xffff | H0 | R/W | - |
| 0x4168 | T16_0TC (T16 Ch.0 Counter Data Register) | 15–0 | TC[15:0] | 0xffff | H0 | R | _ |
| 0x416a | T16_0INTF | 15–8 | - | 0x00 | _ | R | _ |
| | (T16 Ch.0 Interrupt | 7–1 | _ | 0x00 | - | R | |
| | Flag Register) | 0 | UFIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x416c | T16_0INTE | 15–8 | - | 0x00 | _ | R | _ |
| | (T16 Ch.0 Interrupt | 7–1 | _ | 0x00 | _ | R | |
| | Enable Register) | 0 | UFIE | 0 | H0 | R/W | |

| 0x41b | 0 | | | | | Flash | Controller (FLASHC) |
|---------|--------------------|------|-------------|---------|-------|-------|---------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x41b0 | FLASHCWAIT | 15–9 | _ | 0x00 | _ | R | - |
| | (FLASHC Flash Read | 8 | (reserved) | 0 | H0 | R/WP | Always set to 0. |
| | Cycle Register) | 7–2 | - | 0x00 | - | R | _ |
| | | 1_0 | RDWAIT[1:0] | 0v1 | HO | R/MP | 1 |

| 0x420 | 0-0x42e2 | | | | | | I/O Ports (PPORT) |
|---------|--|------|-------------|---------|-------|-----|-----------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x4200 | PODAT | 15–8 | P0OUT[7:0] | 0x00 | H0 | R/W | _ |
| | (P0 Port Data Register) | 7–0 | P0IN[7:0] | 0x00 | H0 | R | |
| 0x4202 | POIOEN | 15–8 | P0IEN[7:0] | 0x00 | H0 | R/W | _ |
| | (P0 Port Enable Register) | 7–0 | P00EN[7:0] | 0x00 | H0 | R/W | |
| 0x4204 | PORCTL | | P0PDPU[7:0] | 0x00 | H0 | R/W | _ |
| | (P0 Port Pull-up/down Control Register) | 7–0 | P0REN[7:0] | 0x00 | H0 | R/W | |
| 0x4206 | POINTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (P0 Port Interrupt Flag Register) | 7–0 | P0IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| 0x4208 | | 15–8 | P0EDGE[7:0] | 0x00 | H0 | R/W | _ |
| | (P0 Port Interrupt Control Register) | 7–0 | P0IE[7:0] | 0x00 | H0 | R/W | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|--|---------------|---------------|-------------|---------|----------|-----------------------|
| 0x420a | POCHATEN | 15–8 | _ | 0x00 | _ | R | _ |
| 071.200 | (P0 Port Chattering Filter Enable Register) | 7–0 | P0CHATEN[7:0] | 0x00 | H0 | R/W | _ |
| 0x420c | POMODSEL | 15–8 | _ | 0x00 | _ | R | |
| 000 | (P0 Port Mode Select | | D00EL [7:0] | | 110 | | _ |
| | Register) | 7–0 | P0SEL[7:0] | 0x00 | H0 | R/W | |
| 0x420e | P0FNCSEL | 15–14 | P07MUX[1:0] | 0x0 | H0 | R/W | _ |
| | (P0 Port Function | 13–12 | P06MUX[1:0] | 0x0 | H0 | R/W | |
| | Select Register) | | P05MUX[1:0] | 0x0 | H0 | R/W | |
| | | 9–8 | P04MUX[1:0] | 0x0 | H0 | R/W | |
| | | 7–6 | P03MUX[1:0] | 0x0 | H0 | R/W | |
| | | 5–4 | P02MUX[1:0] | 0x0 | H0 | R/W | _ |
| | | 3–2 | P01MUX[1:0] | 0x0 | H0 | R/W | - |
| | D.D.T | 1-0 | P00MUX[1:0] | 0x0 | H0 | R/W | 1 |
| 0x4210 | P1DAT (P1 Port Data | 15–8 | P1OUT[7:0] | 0x00 | H0 | R/W |]- |
| | Register) | 7–0 | P1IN[7:0] | 0x00 | H0 | R | |
| 0x4212 | P1IOEN | 15–8 | P1IEN[7:0] | 0x00 | H0 | R/W | - |
| | (P1 Port Enable Register) | 7–0 | P10EN[7:0] | 0x00 | H0 | R/W | - |
| 0x4214 | P1RCTL (P1 Port Pull-up/down | 15–8 | P1PDPU[7:0] | 0x00 | H0 | R/W | _ |
| | Control Register) | 7–0 | P1REN[7:0] | 0x00 | H0 | R/W | |
| 0x4216 | P1INTF | 15–8 | _ | 0x00 | - | R | _ |
| | (P1 Port Interrupt Flag Register) | 7–0 | P1IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| 0x4218 | P1INTCTL | 15–8 | P1EDGE[7:0] | 0x00 | H0 | R/W | - |
| | (P1 Port Interrupt Control Register) | 7–0 | P1IE[7:0] | 0x00 | H0 | R/W | |
| 0x421a | P1CHATEN | 15–8 | _ | 0x00 | - | R | - |
| | (P1 Port Chattering Filter Enable Register) | 7–0 | P1CHATEN[7:0] | 0x00 | H0 | R/W | - |
| 0x421c | P1MODSEL | 15–8 | _ | 0x00 | _ | R | - |
| | (P1 Port Mode Select Register) | 7–0 | P1SEL[7:0] | 0x00 | H0 | R/W | - |
| 0x421e | P1FNCSEL | 15–14 | P17MUX[1:0] | 0x0 | H0 | R/W | _ |
| | (P1 Port Function | 13–12 | P16MUX[1:0] | 0x0 | H0 | R/W | |
| | Select Register) | 11–10 | P15MUX[1:0] | 0x0 | H0 | R/W | |
| | | 9–8 | P14MUX[1:0] | 0x0 | H0 | R/W | _ |
| | | 7–6 | P13MUX[1:0] | 0x0 | H0 | R/W | = |
| | | 5–4 | P12MUX[1:0] | 0x0 | H0 | R/W | - |
| | | 3–2 | P11MUX[1:0] | 0x0 | H0 | R/W | - |
| 0.4000 | DODAT | 1-0 | P10MUX[1:0] | 0x0 | H0 | R/W | |
| 0x4220 | P2DAT (P2 Port Data | 15–13 12–8 | | 0x0 0x00 | _ LO | R/W | - |
| | Register) | 7-5 | P2OUT[4:0] | 0x0 | H0 _ | R/W R | - |
| | , | 4-0 | P2IN[4:0] | 0x00 | H0 | R | - |
| 0x4222 | P2IOEN | 15–13 | | 0x0 | | R | _ |
| JATELE | (P2 Port Enable | | P2IEN[4:0] | 0x00 | H0 | R/W | |
| | Register) | 7–5 | | 0x0 | - | R | - |
| | | 4–0 | P2OEN[4:0] | 0x00 | H0 | R/W | |
| 0x4224 | P2RCTL | 15–13 | | 0x0 | _ | R | - |
| | (P2 Port Pull-up/down | _ | P2PDPU[4:0] | 0x00 | H0 | R/W | 1 |
| | Control Register) | 7–5 | | 0x0 | _ | R | |
| | | 4–0 | P2REN[4:0] | 0x00 | H0 | R/W | |
| 0x4226 | P2INTF | 15–8 | | 0x00 | - | R | _ |
| | (P2 Port Interrupt | 7–5 | _ | 0x0 | _ | R | |
| 1 | Flag Register) | 4–0 | P2IF[4:0] | 0x00 | H0 | R/W | Cleared by writing 1. |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---|------------|----------------------------|-------------|----------|------------|-----------------------|
| 0x4228 | P2INTCTL | 15–13 | _ | 0x0 | _ | R | _ |
| | (P2 Port Interrupt | 12-8 | P2EDGE[4:0] | 0x00 | H0 | R/W | |
| | Control Register) | 7–5 | _ | 0x0 | - | R | |
| | | 4–0 | P2IE[4:0] | 0x00 | H0 | R/W | |
| 0x422a | P2CHATEN | 15–8 | _ | 0x00 | - | R | _ |
| | (P2 Port Chattering | 7–5 | _ | 0x0 | - | R | |
| | Filter Enable Register) | 4–0 | P2CHATEN[4:0] | 0x00 | H0 | R/W | |
| 0x422c | P2MODSEL | 15–8 | _ | 0x00 | - | R | _ |
| | (P2 Port Mode Select Register) | 7–5 | - DOCEL [4-0] | 0x0 | - | R | |
| | | 4–0 | P2SEL[4:0] | 0x00 | H0 | R/W | |
| 0x422e | P2FNCSEL (P2 Port Function | 15–10 | | 0x00 | - | R | - |
| | Select Register) | 9–8 7–6 | P24MUX[1:0] P23MUX[1:0] | 0x0 0x0 | H0 H0 | R/W R/W | |
| | construction | 5–4 | P22MUX[1:0] | 0x0 | H0 | R/W | - |
| | | 3–2 | P21MUX[1:0] | 0x0 | H0 | R/W | |
| | | 1-0 | P20MUX[1:0] | 0x0 | H0 | R/W | |
| 0x4240 | P4DAT | | P4OUT[7:0] | 0x00 | H0 | R/W | _ |
| | (P4 Port Data | 7–0 | P4IN[7:0] | 0x00 | H0 | R | |
| 0x4242 | Register) | 15–8 | P4IEN[7:0] | 0x00 | H0 | R/W | _ |
| | (P4 Port Enable | 7–0 | P40EN[7:0] | 0x00 | H0 | R/W | |
| 0x4244 | Register) P4RCTL | 15–8 | P4PDPU[7:0] | 0x00 | H0 | R/W | _ |
| | (P4 Port Pull-up/down Control Register) | 7–0 | P4REN[7:0] | 0x00 | H0 | R/W | |
| 0x4246 | P4INTF | 15–8 | _ | 0x00 | - | R | _ |
| | (P4 Port Interrupt Flag Register) | 7–0 | P4IF[7:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| 0x4248 | P4INTCTL | 15–8 | P4EDGE[7:0] | 0x00 | H0 | R/W | - |
| | (P4 Port Interrupt Control Register) | 7–0 | P4IE[7:0] | 0x00 | H0 | R/W | |
| 0x424a | P4CHATEN | 15–8 | _ | 0x00 | - | R | - |
| | (P4 Port Chattering Filter Enable Register) | 7–0 | P4CHATEN[7:0] | 0x00 | H0 | R/W | |
| 0x424c | P4MODSEL | 15–8 | _ | 0x00 | - | R | _ |
| | (P4 Port Mode Select Register) | 7–0 | P4SEL[7:0] | 0x00 | H0 | R/W | |
| 0x424e | P4FNCSEL | 15–14 | P47MUX[1:0] | 0x0 | H0 | R/W | _ |
| | (P4 Port Function | | P46MUX[1:0] | 0x0 | H0 | R/W | |
| | Select Register) | | P45MUX[1:0] | 0x0 | H0 | R/W | |
| | | | P44MUX[1:0] | 0x0 | H0 | R/W | |
| | | 7–6 | P43MUX[1:0] | 0x0 | H0 | R/W | |
| | | 5–4 3–2 | P42MUX[1:0] | 0x0 0x0 | H0 H0 | R/W R/W | |
| | | 1-0 | P41MUX[1:0] P40MUX[1:0] | 0x0 | H0 | R/W | |
| 0x4250 | P5DAT | 15–13 | | | 110 | | |
| UX423U | (P5 Port Data | | P5OUT[4:0] | 0x0 0x00 | — Н0 | R/W | - |
| | Register) | 7–5 | - | 0x00 | - | R | - |
| | | 4–0 | P5IN[4:0] | 0x00 | H0 | R | 1 |
| 0x4252 | P5IOEN | 15–13 | _ | 0x0 | _ | R | _ |
| | (P5 Port Enable | | P5IEN[4:0] | 0x00 | H0 | R/W | 1 |
| | Register) | 7–5 | - | 0x0 | _ | R | |
| <u></u> | | 4–0 | P5OEN[4:0] | 0x00 | H0 | R/W | |
| 0x4254 | P5RCTL | 15–13 | _ | 0x0 | _ | R | _ |
| | (P5 Port Pull-up/down | | P5PDPU[4:0] | 0x00 | H0 | R/W | |
| | Control Register) | 7–5 | _ | 0x0 | _ | R | _ |
| | | 4–0 | P5REN[4:0] | 0x00 | H0 | R/W | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---------------------------------------|-------|---------------|---------|-------|------|-----------------------|
| 0x4256 | P5INTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (P5 Port Interrupt | 7–5 | _ | 0x0 | _ | R | |
| | Flag Register) | 4–0 | P5IF[4:0] | 0x00 | H0 | R/W | Cleared by writing 1. |
| 0x4258 | P5INTCTL | 15–13 | | 0x0 | _ | R | _ |
| | (P5 Port Interrupt | | P5EDGE[4:0] | 0x00 | H0 | R/W | |
| | Control Register) | 7–5 | - | 0x0 | _ | R | |
| | | 4–0 | P5IE[4:0] | 0x00 | H0 | R/W | |
| 0x425a | P5CHATEN | 15–8 | _ | 0x00 | _ | R | _ |
| 0.1.200 | (P5 Port Chattering | 7–5 | _ | 0x0 | _ | R | |
| | Filter Enable Register) | 4–0 | P5CHATEN[4:0] | 0x00 | H0 | R/W | |
| 0x425c | P5MODSEL | 15–8 | _ | 0x00 | _ | R | _ |
| | (P5 Port Mode Select | 7–5 | _ | 0x0 | _ | R | |
| | Register) | 4–0 | P5SEL[4:0] | 0x00 | H0 | R/W | |
| 0x425e | P5FNCSEL | 15–10 | | 0x00 | _ | R | _ |
| OX 1200 | (P5 Port Function | 9–8 | P54MUX[1:0] | 0x0 | H0 | R/W | - |
| | Select Register) | 7–6 | P53MUX[1:0] | 0x0 | HO | R/W | |
| | | 5–4 | P52MUX[1:0] | 0x0 | H0 | R/W | |
| | | 3–2 | P51MUX[1:0] | 0x0 | H0 | R/W | |
| | | 1–0 | P50MUX[1:0] | 0x0 | H0 | R/W | |
| 0x42d0 | PDDAT | 15–13 | | 0x00 | _ | R | _ |
| 0.7.200 | (Pd Port Data | | PDOUT[4:0] | 0x0 | H0 | R/W | |
| | Register) | 7–5 | - | 0x0 | - | R | |
| | | 4–3 | PDIN[4:3] | Х | H0 | R | |
| | | 2 | - | 0 | - | R | |
| | | 1–0 | PDIN[1:0] | х | H0 | R | |
| 0x42d2 | PDIOEN | 15–13 | _ | 0x00 | _ | R | _ |
| | (Pd Port Enable | 12–11 | PDIEN[4:3] | 0x0 | H0 | R/W | |
| | Register) | 10 | (reserved) | 0 | H0 | R/W | |
| | | 9–8 | PDIEN[1:0] | 0x0 | H0 | R/W | |
| | | 7–5 | _ | 0x00 | - | R | |
| | | 4–3 | PDOEN[4:3] | 0x0 | H0 | R/W | |
| | | 2 | (reserved) | 0 | H0 | R/W | |
| | | 1–0 | PDOEN[1:0] | 0x0 | H0 | R/W | |
| 0x42d4 | PDRCTL | 15–13 | | 0x00 | - | R | _ |
| | (Pd Port Pull-up/down | 12–11 | PDPDPU[4:3] | 0x0 | H0 | R/W | |
| | Control Register) | 10 | (reserved) | 0 | H0 | R/W | |
| | | 9–8 | PDPDPU[1:0] | 0x0 | H0 | R/W | |
| | | 7–5 | _ | 0x00 | - | R | |
| | | | PDREN[4:3] | 0x0 | H0 | R/W | |
| | | 2 | (reserved) | 0 | H0 | R/W | |
| | <u> </u> | 1–0 | PDREN[1:0] | 0x0 | H0 | R/W | <u> </u> |
| 0x42dc | PDMODSEL | 15–8 | _ | 0x00 | _ | R | _ |
| | (Pd Port Mode Select Register) | 7–5 | - - | 0x0 | - | R | |
| | , | _ | PDSEL[4:0] | 0x07 | H0 | R/W | |
| 0x42de | PDFNCSEL | 15–10 | | 0x00 | _ | R | _ |
| | (Pd Port Function | 9–8 | PD4MUX[1:0] | 0x0 | H0 | R/W | |
| | Select Register) | 7–6 | PD3MUX[1:0] | 0x0 | H0 | R/W | |
| | | 5–4 | PD2MUX[1:0] | 0x0 | H0 | R/W | |
| | | 3–2 | PD1MUX[1:0] | 0x0 | H0 | R/W | - |
| | l l l l l l l l l l l l l l l l l l l | 1-0 | PD0MUX[1:0] | 0x0 | H0 | R/W | <u> </u> |
| 0x42e0 | PCLK | 15–9 | - - | 0x00 | - | R | - |
| | (P Port Clock Control Register) | 8 | DBRUN | 0 | H0 | R/WP | |
| | i register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/WP | |
| | | 3–2 | KRSTCFG[1:0] | 0x0 | H0 | R/WP | |
| | l | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/WP | l |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|------------------------|------|----------|---------|-------|-----|---------|
| 0x42e2 | PINTFGRP | 15–8 | _ | 0x00 | _ | R | _ |
| | (P Port Interrupt Flag | 7–6 | _ | 0x0 | - | R | |
| | Group Register) | 5 | P5INT | 0 | H0 | R | |
| | | 4 | P4INT | 0 | H0 | R | |
| | | 3 | _ | 0 | - | R | |
| | | 2 | P2INT | 0 | H0 | R | |
| | | 1 | P1INT | 0 | H0 | R | |
| | | 0 | POINT | 0 | H0 | R | |

| 0x430 | 0-0x4314 | | Universal Port Multiplexer (UPMUX) | | | | | | |
|---------|-------------------|-------|------------------------------------|---------|-------|-----|---------|--|--|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks | | |
| 0x4300 | P0UPMUX0 | 15–13 | P01PPFNC[2:0] | 0x0 | H0 | R/W | _ | | |
| | (P00-01 Universal | 12–11 | P01PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | Port Multiplexer | 10–8 | P01PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P00PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P00PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | | 2–0 | P00PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| 0x4302 | P0UPMUX1 | 15–13 | P03PPFNC[2:0] | 0x0 | H0 | R/W | - | | |
| | (P02-03 Universal | 12-11 | P03PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | Port Multiplexer | 10–8 | P03PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P02PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P02PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | | 2-0 | P02PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| 0x4304 | P0UPMUX2 | 15–13 | P05PPFNC[2:0] | 0x0 | H0 | R/W | _ | | |
| | (P04-05 Universal | | P05PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | Port Multiplexer | | P05PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P04PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P04PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | | 2-0 | P04PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| 0x4306 | P0UPMUX3 | 15–13 | P07PPFNC[2:0] | 0x0 | HO | R/W | _ | | |
| | (P06-07 Universal | | P07PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | Port Multiplexer | | P07PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P06PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P06PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | | 2-0 | P06PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| 0x4308 | P1UPMUX0 | 15–13 | P11PPFNC[2:0] | 0x0 | HO | R/W | _ | | |
| | (P10–11 Universal | | P11PERICH[1:0] | 0x0 | HO | R/W | | | |
| | Port Multiplexer | | P11PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P10PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P10PERICH[1:0] | 0x0 | H0 | R/W | 1 | | |
| | | 2-0 | P10PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| 0x430a | P1UPMUX1 | 15–13 | P13PPFNC[2:0] | 0x0 | HO | R/W | _ | | |
| | (P12–13 Universal | | P13PERICH[1:0] | 0x0 | H0 | R/W | | | |
| | Port Multiplexer | | P13PERISEL[2:0] | 0x0 | H0 | R/W | | | |
| | Setting Register) | 7–5 | P12PPFNC[2:0] | 0x0 | H0 | R/W | | | |
| | | 4–3 | P12PERICH[1:0] | 0x0 | H0 | R/W | 1 | | |
| | | 2–0 | P12PERISEL[2:0] | 0x0 | H0 | R/W | 1 | | |
| 0x430c | P1UPMUX2 | 15–13 | P15PPFNC[2:0] | 0x0 | H0 | R/W | - | | |
| | (P14–15 Universal | | P15PERICH[1:0] | 0x0 | H0 | R/W | 1 | | |
| | Port Multiplexer | _ | P15PERISEL[2:0] | 0x0 | H0 | R/W | 1 | | |
| | Setting Register) | 7–5 | P14PPFNC[2:0] | 0x0 | H0 | R/W | 1 | | |
| | | 4–3 | P14PERICH[1:0] | 0x0 | H0 | R/W | 1 | | |
| | | 2-0 | P14PERISEL[2:0] | 0x0 | H0 | R/W | 1 | | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---------------------|-------|-----------------|---------|-------|-----|---------|
| 0x430e | P1UPMUX3 | 15–13 | P17PPFNC[2:0] | 0x0 | H0 | R/W | _ |
| | (P16-17 Universal | 12–11 | P17PERICH[1:0] | 0x0 | H0 | R/W | |
| | Port Multiplexer | 10–8 | P17PERISEL[2:0] | 0x0 | H0 | R/W | |
| | Setting Register) | 7–5 | P16PPFNC[2:0] | 0x0 | H0 | R/W | |
| | | 4–3 | P16PERICH[1:0] | 0x0 | H0 | R/W | |
| | | 2–0 | P16PERISEL[2:0] | 0x0 | H0 | R/W | |
| 0x4310 | P2UPMUX0 | 15–13 | P21PPFNC[2:0] | 0x0 | H0 | R/W | _ |
| | (P20-21 Universal | 12-11 | P21PERICH[1:0] | 0x0 | H0 | R/W | |
| | Port Multiplexer | 10–8 | P21PERISEL[2:0] | 0x0 | H0 | R/W | |
| | Setting Register) | 7–5 | P20PPFNC[2:0] | 0x0 | H0 | R/W | |
| | | 4–3 | P20PERICH[1:0] | 0x0 | H0 | R/W | |
| | | 2–0 | P20PERISEL[2:0] | 0x0 | H0 | R/W | |
| 0x4312 | P2UPMUX1 | 15–13 | P23PPFNC[2:0] | 0x0 | H0 | R/W | _ |
| | (P22-23 Universal | 12–11 | P23PERICH[1:0] | 0x0 | H0 | R/W | |
| | Port Multiplexer | 10–8 | P23PERISEL[2:0] | 0x0 | H0 | R/W | |
| | Setting Register) | 7–5 | P22PPFNC[2:0] | 0x0 | H0 | R/W | |
| | | 4–3 | P22PERICH[1:0] | 0x0 | H0 | R/W | |
| | | 2–0 | P22PERISEL[2:0] | 0x0 | H0 | R/W | |
| 0x4314 | P2UPMUX2 | 15–8 | _ | 0x00 | _ | R | _ |
| | (P24 Universal Port | 7–5 | P24PPFNC[2:0] | 0x0 | H0 | R/W | |
| | Multiplexer Setting | 4–3 | P24PERICH[1:0] | 0x0 | H0 | R/W | |
| | Register) | 2–0 | P24PERISEL[2:0] | 0x0 | H0 | R/W | |

0x4380-0x4390 UART (UART3) Ch.0

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|--|-------|-------------|---------|-------|-----|---------|
| 0x4380 | UA0CLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (UART3 Ch.0 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–6 | _ | 0x0 | - | R | |
| | | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x4382 | UA0MOD | 15–13 | _ | 0x0 | _ | R | _ |
| | (UART3 Ch.0 Mode | 12 | PECAR | 0 | H0 | R/W | |
| | Register) | 11 | CAREN | 0 | H0 | R/W | |
| | | 10 | BRDIV | 0 | H0 | R/W | |
| | | 9 | INVRX | 0 | H0 | R/W | |
| | | 8 | INVTX | 0 | H0 | R/W | |
| | | 7 | _ | 0 | - | R | |
| | | 6 | PUEN | 0 | H0 | R/W | |
| | | 5 | OUTMD | 0 | H0 | R/W | |
| | | 4 | IRMD | 0 | H0 | R/W | |
| | | 3 | CHLN | 0 | H0 | R/W | |
| | | 2 | PREN | 0 | H0 | R/W | |
| | | 1 | PRMD | 0 | H0 | R/W | |
| | | 0 | STPB | 0 | H0 | R/W | |
| 0x4384 | UA0BR | 15–12 | _ | 0x0 | _ | R | _ |
| | (UART3 Ch.0 Baud- | 11–8 | FMD[3:0] | 0x0 | H0 | R/W | |
| | Rate Register) | 7–0 | BRT[7:0] | 0x00 | H0 | R/W | |
| 0x4386 | UA0CTL | 15–8 | _ | 0x00 | - | R | _ |
| | (UART3 Ch.0 Control | 7–2 | _ | 0x00 | - | R | |
| | Register) | 1 | SFTRST | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x4388 | UAOTXD | 15–8 | _ | 0x00 | - | R | - |
| | (UART3 Ch.0 Trans- mit Data Register) | 7–0 | TXD[7:0] | 0x00 | H0 | R/W | |

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---------------------------------------|-------|------------|---------|-------|-----|--|
| 0x438a | UA0RXD | 15–8 | _ | 0x00 | - | R | _ |
| | (UART3 Ch.0 Receive Data Register) | 7–0 | RXD[7:0] | 0x00 | H0 | R | |
| 0x438c | UA0INTF | 15–10 | - | 0x00 | _ | R | _ |
| | (UART3 Ch.0 Status | 9 | RBSY | 0 | H0/S0 | R | |
| | and Interrupt Flag | 8 | TBSY | 0 | H0/S0 | R | |
| | Register) | 7 | - | 0 | - | R | |
| | | 6 | TENDIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | | 5 | FEIF | 0 | H0/S0 | R/W | Cleared by writing 1 or read- |
| | | 4 | PEIF | 0 | H0/S0 | R/W | ing the UA0RXD register. |
| | | 3 | OEIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | | 2 | RB2FIF | 0 | H0/S0 | R | Cleared by reading the |
| | | 1 | RB1FIF | 0 | H0/S0 | R | UA0RXD register. |
| | | 0 | TBEIF | 1 | H0/S0 | R | Cleared by writing to the UA0TXD register. |
| 0x438e | UA0INTE | 15–8 | _ | 0x00 | - | R | _ |
| | (UART3 Ch.0 Inter- | 7 | _ | 0 | - | R | |
| | rupt Enable Register) | 6 | TENDIE | 0 | H0 | R/W | |
| | | 5 | FEIE | 0 | H0 | R/W | |
| | | 4 | PEIE | 0 | H0 | R/W | |
| | | 3 | OEIE | 0 | H0 | R/W | |
| | | 2 | RB2FIE | 0 | H0 | R/W | |
| | | 1 | RB1FIE | 0 | H0 | R/W | |
| | | 0 | TBEIE | 0 | H0 | R/W | |
| 0x4390 | UA0CAWF (UART3 Ch.0 Carrier | 15–8 | _ | 0x00 | - | R | _ |
| | Waveform Register) | 7–0 | CRPER[7:0] | 0x00 | H0 | R/W | |

| 0x43a | 0–0x43ac | | | | | 1 | 6-bit Timer (T16) Ch.1 |
|---------|--|------|-------------|---------|-------|-----|------------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x43a0 | T16_1CLK (T16 Ch.1 Clock | 15–9 | _ | 0x00 | _ | R | _ |
| | | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3–2 | - | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x43a2 | T16_1MOD | 15–8 | _ | 0x00 | _ | R | - |
| | (T16 Ch.1 Mode | 7–1 | - | 0x00 | - | R | |
| | Register) | 0 | TRMD | 0 | H0 | R/W | |
| 0x43a4 | T16_1CTL | 15–9 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.1 Control | 8 | PRUN | 0 | H0 | R/W | |
| | Register) | 7–2 | _ | 0x00 | - | R | |
| | | 1 | PRESET | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x43a6 | T16_1TR (T16 Ch.1 Reload Data Register) | 15–0 | TR[15:0] | 0xffff | H0 | R/W | - |
| 0x43a8 | T16_1TC (T16 Ch.1 Counter Data Register) | 15–0 | TC[15:0] | 0xffff | H0 | R | - |
| 0x43aa | T16_1INTF | 15–8 | _ | 0x00 | _ | R | |
| | (T16 Ch.1 Interrupt | 7–1 | | 0x00 | - | R | |
| | Flag Register) | 0 | UFIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x43ac | T16_1INTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.1 Interrupt | 7–1 | _ | 0x00 | | R | |
| | Enable Register) | 0 | UFIE | 0 | H0 | R/W | |

| 0x43b | 0-0x43ba | | Synch | ronous | Serial | Interface (SPIA) Ch.0 | |
|---------|--|-------|-----------|---------|--------|-----------------------|---|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x43b0 | SPI0MOD | 15–12 | _ | 0x0 | - | R | _ |
| | (SPIA Ch.0 Mode | 11–8 | CHLN[3:0] | 0x7 | H0 | R/W | |
| | Register) | 7–6 | _ | 0x0 | _ | R | |
| | | 5 | PUEN | 0 | H0 | R/W | |
| | | 4 | NOCLKDIV | 0 | H0 | R/W | |
| | | 3 | LSBFST | 0 | H0 | R/W | |
| | | 2 | СРНА | 0 | H0 | R/W | |
| | | 1 | CPOL | 0 | H0 | R/W | |
| | | 0 | MST | 0 | H0 | R/W | |
| 0x43b2 | SPI0CTL | 15–8 | _ | 0x00 | - | R | _ |
| | (SPIA Ch.0 Control | 7–2 | _ | 0x00 | _ | R | |
| | Register) | 1 | SFTRST | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x43b4 | SPI0TXD (SPIA Ch.0 Transmit Data Register) | 15–0 | TXD[15:0] | 0x0000 | H0 | R/W | - |
| 0x43b6 | SPI0RXD (SPIA Ch.0 Receive Data Register) | 15–0 | RXD[15:0] | 0x0000 | Н0 | R | _ |
| 0x43b8 | SPI0INTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (SPIA Ch.0 Interrupt | 7 | BSY | 0 | H0 | R | |
| | Flag Register) | 6–4 | _ | 0x0 | _ | R | |
| | | 3 | OEIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | | 2 | TENDIF | 0 | H0/S0 | R/W | |
| | | 1 | RBFIF | 0 | H0/S0 | R | Cleared by reading the SPI0RXD register. |
| | | 0 | TBEIF | 1 | H0/S0 | R | Cleared by writing to the SPI0TXD register. |
| 0x43ba | SPI0INTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (SPIA Ch.0 Interrupt | 7–4 | _ | 0x0 | _ | R | |
| | Enable Register) | 3 | OEIE | 0 | H0 | R/W |] |
| | | 2 | TENDIE | 0 | H0 | R/W |] |
| | | 1 | RBFIE | 0 | H0 | R/W | 1 |
| | | 0 | TBEIE | 0 | H0 | R/W | |

| 0x43c | 0-0x43d2 | | | | | | I ² C (I2C) Ch.0 |
|---------|---------------------------|-------|-------------|---------|-------|-----|-----------------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x43c0 | I2C0CLK | 15–9 | _ | 0x00 | - | R | - |
| | (I2C Ch.0 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–6 | - | 0x0 | - | R | |
| | | 5–4 | CLKDIV[1:0] | 0x0 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x43c2 | I2C0MOD | 15–8 | _ | 0x00 | _ | R | _ |
| | (I2C Ch.0 Mode | 7–3 | - | 0x00 | - | R | |
| | Register) | 2 | OADR10 | 0 | H0 | R/W | |
| | | 1 | GCEN | 0 | H0 | R/W | |
| | | 0 | _ | 0 | _ | R | |
| 0x43c4 | I2C0BR | 15–8 | _ | 0x00 | _ | R | _ |
| | (I2C Ch.0 Baud-Rate | 7 | - | 0 | - | R | |
| | Register) | 6–0 | BRT[6:0] | 0x7f | H0 | R/W | |
| 0x43c8 | I2C0OADR (I2C Ch.0 Own | 15–10 | _ | 0x00 | - | R | _ |
| | Address Register) | 9–0 | OADR[9:0] | 0x000 | H0 | R/W | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|-------------------------------------|-------|-----------|---------|-------|-----|---|
| 0x43ca | I2C0CTL | 15–8 | _ | 0x00 | _ | R | _ |
| | (I2C Ch.0 Control | 7–6 | - | 0x0 | _ | R | |
| | Register) | 5 | MST | 0 | H0 | R/W | |
| | | 4 | TXNACK | 0 | H0/S0 | R/W | |
| | | 3 | TXSTOP | 0 | H0/S0 | R/W | |
| | | 2 | TXSTART | 0 | H0/S0 | R/W | |
| | | 1 | SFTRST | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x43cc | I2C0TXD (I2C Ch.0 Transmit | 15–8 | _ | 0x00 | - | R | _ |
| | Data Register) | 7–0 | TXD[7:0] | 0x00 | H0 | R/W | |
| 0x43ce | I2C0RXD | 15–8 | _ | 0x00 | _ | R | _ |
| | (I2C Ch.0 Receive Data Register) | 7–0 | RXD[7:0] | 0x00 | H0 | R | |
| 0x43d0 | I2C0INTF | 15-13 | _ | 0x0 | _ | R | _ |
| | (I2C Ch.0 Status | 12 | SDALOW | 0 | H0 | R | |
| | and Interrupt Flag | 11 | SCLLOW | 0 | H0 | R | |
| | Register) | 10 | BSY | 0 | H0/S0 | R | |
| | | 9 | TR | 0 | H0 | R | |
| | | 8 | _ | 0 | _ | R | |
| | | 7 | BYTEENDIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | | 6 | GCIF | 0 | H0/S0 | R/W | |
| | | 5 | NACKIF | 0 | H0/S0 | R/W | |
| | | 4 | STOPIF | 0 | H0/S0 | R/W | |
| | | 3 | STARTIF | 0 | H0/S0 | R/W | |
| | | 2 | ERRIF | 0 | H0/S0 | R/W | |
| | | 1 | RBFIF | 0 | H0/S0 | R | Cleared by reading the I2C0RXD register. |
| | | 0 | TBEIF | 0 | H0/S0 | R | Cleared by writing to the I2C0TXD register. |
| 0x43d2 | I2C0INTE | 15–8 | - | 0x00 | - | R | - |
| | (I2C Ch.0 Interrupt | 7 | BYTEENDIE | 0 | H0 | R/W | 1 |
| | Enable Register) | 6 | GCIE | 0 | H0 | R/W | 1 |
| | | 5 | NACKIE | 0 | H0 | R/W | 1 |
| | | 4 | STOPIE | 0 | H0 | R/W | 1 |
| | | 3 | STARTIE | 0 | H0 | R/W | 1 |
| | | 2 | ERRIE | 0 | H0 | R/W | 1 |
| | | 1 | RBFIE | 0 | H0 | R/W | |
| | | 0 | TBEIE | 0 | H0 | R/W | 1 |

0x5000–0x501a 16-bit PWM Timer (T16B) Ch.0

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|--------------------|------|-------------|---------|-------|-----|---------|
| 0x5000 | T16B0CLK | 15–9 | _ | 0x00 | - | R | _ |
| | (T16B Ch.0 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3 | _ | 0 | - | R | |
| | | 2-0 | CLKSRC[2:0] | 0x0 | H0 | R/W | |
| 0x5002 | T16B0CTL | 15–9 | _ | 0x00 | - | R | _ |
| | (T16B Ch.0 Counter | 8 | MAXBSY | 0 | H0 | R | |
| | Control Register) | 7–6 | _ | 0x0 | _ | R | |
| | | 5–4 | CNTMD[1:0] | 0x0 | H0 | R/W | |
| | | 3 | ONEST | 0 | H0 | R/W | |
| | | 2 | RUN | 0 | H0 | R/W | |
| | | 1 | PRESET | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---|----------|-----------------|----------|----------|------------|-----------------------|
| 0x5004 | T16B0MC (T16B Ch.0 Max Counter Data Register) | 15–0 | MC[15:0] | 0xffff | H0 | R/W | _ |
| 0x5006 | T16B0TC (T16B Ch.0 Timer Counter Data Register) | 15–0 | TC[15:0] | 0x0000 | H0 | R | - |
| 0x5008 | T16B0CS | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16B Ch.0 Counter | 7–4 | _ | 0x0 | _ | R | |
| | Status Register) | 3 | CAPI1 | 0 | H0 | R | |
| | | 2 | CAPI0 | 0 | H0 | R | |
| | | 1 | UP_DOWN | 1 | H0 | R | |
| | | 0 | BSY | 0 | H0 | R | |
| 0x500a | T16B0INTF | 15–8 | _ | 0x00 | - | R | _ |
| | (T16B Ch.0 Interrupt | 7–6 | _ | 0x0 | - | R | |
| | Flag Register) | 5 | CAPOW1IF | 0 | H0 | R/W | Cleared by writing 1. |
| | | 4 | CMPCAP1IF | 0 | H0 | R/W | |
| | | 3 | CAPOW0IF | 0 | H0 | R/W | |
| | | 2 | CMPCAP0IF | 0 | H0 | R/W | |
| | | 1 | CNTMAXIF | 0 | H0 | R/W | |
| | | 0 | CNTZEROIF | 0 | H0 | R/W | |
| 0x500c | T16B0INTE | 15–8 | _ | 0x00 | - | R | |
| | (T16B Ch.0 Interrupt | 7–6 | _ | 0x0 | - | R | |
| | Enable Register) | 5 | CAPOW1IE | 0 | H0 | R/W | _ |
| | | 4 | CMPCAP1IE | 0 | H0 | R/W | |
| | | 3 | CAPOW0IE | 0 | H0 | R/W | |
| | | 2 | CMPCAP0IE | 0 | H0 | R/W | _ |
| | | 1 | CNTMAXIE | 0 | H0 | R/W | |
| | | 0 | CNTZEROIE | 0 | H0 | R/W | |
| 0x5010 | T16B0CCCTL0 | 15 | SCS | 0 | H0 | R/W | |
| | (T16B Ch.0 Compare/ | | CBUFMD[2:0] | 0x0 | H0 | R/W | _ |
| | Capture 0 Control Register) | | CAPIS[1:0] | 0x0 | H0 | R/W | _ |
| | l legister) | 9–8 | CAPTRG[1:0] | 0x0 | H0 | R/W | - |
| | | 7 | - | 0 | - | R | - |
| | | 6 5 | TOUTMT TOUTO | 0 | H0 | R/W R/W | - |
| | | _ | TOUTMD[2:0] | 0 | H0 | | - |
| | | 4–2 1 | TOUTINV | 0x0 0 | H0 H0 | R/W R/W | - |
| | | 0 | CCMD | 0 | H0 | R/W | - |
| 0x5012 | T16B0CCR0 | | | 0x0000 | HO | R/W | <u> </u> |
| 0x5012 | (T16B Ch.0 Compare/ Capture 0 Data Register) | 15–0 | CC[15:0] | 0x0000 | ни | Fi/VV | |
| 0x5018 | T16B0CCCTL1 | 15 | SCS | 0 | H0 | R/W | - |
| | (T16B Ch.0 Compare/ | 14–12 | CBUFMD[2:0] | 0x0 | H0 | R/W | |
| | Capture 1 Control | 11–10 | CAPIS[1:0] | 0x0 | H0 | R/W | |
| | Register) | 9–8 | CAPTRG[1:0] | 0x0 | H0 | R/W | |
| | | 7 | _ | 0 | _ | R | |
| | | 6 | TOUTMT | 0 | H0 | R/W | |
| | | 5 | TOUTO | 0 | H0 | R/W | |
| | | 4–2 | TOUTMD[2:0] | 0x0 | H0 | R/W | |
| | | 1 | TOUTINV | 0 | H0 | R/W | _ |
| | | 0 | CCMD | 0 | H0 | R/W | |
| 0x501a | T16B0CCR1 (T16B Ch.0 Compare/ Capture 1 Data Register) | 15–0 | CC[15:0] | 0x0000 | H0 | R/W | _ |

| 0x526 | 0-0x526c | | | | | 1 | 6-bit Timer (T16) Ch.2 |
|---------|--|------|-------------|---------|-------|-----|------------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x5260 | T16_2CLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.2 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x5262 | T16_2MOD | 15–8 | _ | 0x00 | _ | R | - |
| | (T16 Ch.2 Mode | 7–1 | _ | 0x00 | - | R | |
| | Register) | 0 | TRMD | 0 | H0 | R/W | |
| 0x5264 | T16_2CTL | 15–9 | _ | 0x00 | _ | R | - |
| | (T16 Ch.2 Control | 8 | PRUN | 0 | H0 | R/W | |
| | Register) | 7–2 | _ | 0x00 | - | R | |
| | | 1 | PRESET | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x5266 | T16_2TR (T16 Ch.2 Reload Data Register) | 15–0 | TR[15:0] | 0xffff | H0 | R/W | _ |
| 0x5268 | T16_2TC (T16 Ch.2 Counter Data Register) | 15–0 | TC[15:0] | 0xffff | H0 | R | _ |
| 0x526a | T16_2INTF | 15–8 | _ | 0x00 | _ | R | - |
| | (T16 Ch.2 Interrupt | 7–1 | - | 0x00 | _ | R | |
| | Flag Register) | 0 | UFIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x526c | T16_2INTE | 15–8 | - | 0x00 | _ | R | _ |
| | (T16 Ch.2 Interrupt | 7–1 | - | 0x00 | _ | R | |
| | Enable Register) | 0 | UFIE | 0 | H0 | R/W | |

| 0x527 | 0–0x527a | | | Synch | ronous | Serial | Interface (SPIA) Ch.1 |
|---------|---------------------|-------|-----------|---------|--------|---------------|-----------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x5270 | SPI1MOD | 15–12 | _ | 0x0 | - | R | _ |
| | (SPIA Ch.1 Mode | 11–8 | CHLN[3:0] | 0x7 | H0 | R/W | |
| | Register) | 7–6 | _ | 0x0 | - | R | |
| | | 5 | PUEN | 0 | H0 | R/W | |
| | | 4 | NOCLKDIV | 0 | H0 | R/W | |
| | | 3 | LSBFST | 0 | H0 | R/W | |
| | | 2 | CPHA | 0 | H0 | R/W | |
| | | 1 | CPOL | 0 | H0 | R/W | |
| | | 0 | MST | 0 | H0 | R/W | |
| 0x5272 | SPI1CTL | 15–8 | _ | 0x00 | _ | R | _ |
| | (SPIA Ch.1 Control | 7–2 | _ | 0x00 | _ | R | |
| | Register) | 1 | SFTRST | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x5274 | SPI1TXD | 15–0 | TXD[15:0] | 0x0000 | H0 | R/W | _ |
| | (SPIA Ch.1 Transmit | | | | | | |
| | Data Register) | | | | | | |
| 0x5276 | SPI1RXD | 15–0 | RXD[15:0] | 0x0000 | H0 | R | - |
| | (SPIA Ch.1 Receive | | | | | | |
| | Data Register) | | | | | | |

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|----------------------|------|----------|---------|-------|-----|---|
| 0x5278 | SPI1INTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (SPIA Ch.1 Interrupt | 7 | BSY | 0 | H0 | R | |
| | Flag Register) | 6–4 | - | 0x0 | _ | R | |
| | | 3 | OEIF | 0 | H0/S0 | R/W | Cleared by writing 1. |
| | | 2 | TENDIF | 0 | H0/S0 | R/W | |
| | | 1 | RBFIF | 0 | H0/S0 | R | Cleared by reading the SPI1RXD register. |
| | | 0 | TBEIF | 1 | H0/S0 | R | Cleared by writing to the SPI1TXD register. |
| 0x527a | SPI1INTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (SPIA Ch.1 Interrupt | 7–4 | - | 0x0 | _ | R | |
| | Enable Register) | 3 | OEIE | 0 | H0 | R/W | |
| | | 2 | TENDIE | 0 | H0 | R/W | |
| | | 1 | RBFIE | 0 | H0 | R/W | |
| | | 0 | TBEIE | 0 | H0 | R/W | |

0x5320–0x5332 IR Remote Controller (REMC2)

| 0x5320 | REMCLK | | | | | | Remarks |
|--------|---|-------|-------------|--------|-------|-----|---|
| I | | 15–9 | | 0x00 | _ | R | |
| | (REMC2 Clock Con- | 8 | DBRUN | 0 | H0 | R/W | |
| | trol Register) | 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x5322 | REMDBCTL | 15–10 | _ | 0x00 | _ | R | - |
| | (REMC2 Data Bit | 9 | PRESET | 0 | H0/S0 | R/W | Cleared by writing 1 to the |
| | Counter Control | 8 | PRUN | 0 | H0/S0 | R/W | REMDBCTL.REMCRST bit. |
| | Register) | 7–5 | - | 0x0 | - | R | _ |
| | | 4 | REMOINV | 0 | H0 | R/W | |
| | | 3 | BUFEN | 0 | H0 | R/W | |
| | | 2 | TRMD | 0 | H0 | R/W | |
| | | 1 | REMCRST | 0 | H0 | W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x5324 | REMDBCNT (REMC2 Data Bit Counter Register) | 15–0 | DBCNT[15:0] | 0x0000 | H0/S0 | R | Cleared by writing 1 to the REMDBCTL.REMCRST bit. |
| 0x5326 | REMAPLEN (REMC2 Data Bit Active Pulse Length Register) | 15–0 | APLEN[15:0] | 0x0000 | H0 | R/W | Writing enabled when REM- DBCTL.MODEN bit = 1. |
| 0x5328 | REMDBLEN (REMC2 Data Bit Length Register) | 15–0 | DBLEN[15:0] | 0x0000 | H0 | R/W | Writing enabled when REM- DBCTL.MODEN bit = 1. |
| 0x532a | REMINTF | 15–11 | _ | 0x00 | - | R | - |
| | (REMC2 Status and Interrupt Flag | 10 | DBCNTRUN | 0 | H0/S0 | R | Cleared by writing 1 to the REMDBCTL.REMCRST bit. |
| | Register) | 9 | DBLENBSY | 0 | H0 | R | Effective when the REM- |
| | | 8 | APLENBSY | 0 | H0 | R | DBCTL.BUFEN bit = 1. |
| | | 7–2 | _ | 0x00 | - | R | _ |
| | | 1 | DBIF | 0 | H0/S0 | R/W | Cleared by writing 1 to this bit or the REMDBCTL.REM- |
| | | 0 | APIF | 0 | H0/S0 | R/W | CRST bit. |
| 0x532c | REMINTE | 15–8 | _ | 0x00 | - | R | _ |
| | (REMC2 Interrupt | 7–2 | _ | 0x00 | - | R | 1 |
| | Enable Register) | 1 | DBIE | 0 | H0 | R/W | 1 |
| | | 0 | APIE | 0 | H0 | R/W | 1 |
| 0x5330 | REMCARR (REMC2 Carrier | 15–8 | CRDTY[7:0] | 0x00 | H0 | R/W | _ |
| | Waveform Register) | 7–0 | CRPER[7:0] | 0x00 | H0 | R/W | AD A 15 |

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---------------------------|------|----------|---------|-------|-----|---------|
| | REMCCTL (REMC2 Carrier | 15–8 | _ | 0x00 | - | R | - |
| | Modulation Control | 7–1 | _ | 0x00 | - | R | |
| | Register) | 0 | CARREN | 0 | H0 | R/W | |

| 0x540 | 0-0x5414 | | | Sev | en-Seg | ment L | ED Controller (LEDC) |
|---------|---------------------------------|-------|---------------|---------|--------|--------|-----------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x5400 | LEDCCLK | 15–9 | - | 0x00 | _ | R | - |
| | (LEDC Clock | 8 | DBRUN | 1 | H0 | R/W | |
| | Control Register) | 7 | _ | 0 | _ | R | |
| | | 6–4 | CLKDIV[2:0] | 0x0 | H0 | R/W | |
| | | 3–2 | - | 0x0 | _ | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x5402 | LEDCCTL | 15 | _ | 0 | _ | R | - |
| | (LEDC Control | 14–12 | NDIGITS[2:0] | 0x0 | H0 | R/W |] |
| | Register) | 11 | _ | 0 | _ | R | |
| | | 10–9 | BRITCNT[1:0] | 0x0 | H0 | R/W | |
| | | 8 | COMMOD | 0 | H0 | R/W | |
| | | 7–6 | _ | 0x0 | _ | R | |
| | | 5 | SGOFFMOD | 0 | H0 | R/W | |
| | | 4 | CMOFFMOD | 1 | H0 | R/W | |
| | | 3–2 | _ | 0x0 | - | R | |
| | | 1 | DSPON | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x5404 | LEDCLPSET (LEDC Lighting Pe- | 15–8 | _ | 0x00 | - | R | _ |
| | riod Setting Register) | 7–0 | LICLKDIV[7:0] | 0xff | H0 | R/W | |
| 0x5406 | LEDCINTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (LEDC Interrupt Flag | 7–1 | _ | 0x00 | _ | R | |
| | Register) | 0 | CM0LTIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x5408 | LEDCINTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (LEDC Interrupt En- | 7–1 | _ | 0x00 | _ | R | |
| | able Register) | 0 | CM0LTIE | 0 | H0 | R/W | |
| 0x5410 | LEDCDAT10 (LEDC COM1/0 Data | 15–8 | COM1[7:0] | 0x00 | H0 | R/W | - |
| | Register) | 7–0 | COM0[7:0] | 0x00 | H0 | R/W | |
| 0x5412 | LEDCDAT32 (LEDC COM3/2 Data | 15–8 | COM3[7:0] | 0x00 | H0 | R/W | _ |
| | Register) | 7–0 | COM2[7:0] | 0x00 | H0 | R/W | |
| 0x5414 | LEDCDAT54 (LEDC COM5/4 Data | 15–8 | _ | 0x00 | _ | R/W | _ |
| | LEDG GOIVIS/4 Data | 7–0 | COM4[7:0] | 0x00 | H0 | R/W | |

| 0x548 | 0-0x548c | | | | | 1 | 6-bit Timer (T16) Ch.3 |
|---------|-------------------|----------------------|-------------|---------|-------|-----|------------------------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0x5480 | T16_3CLK | 15–9 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.3 Clock | 8 | DBRUN | 0 | H0 | R/W | |
| | Control Register) | ontrol Register) 7–4 | CLKDIV[3:0] | 0x0 | H0 | R/W | |
| | | 3–2 | - | 0x0 | _ | R | |
| | | 1–0 | CLKSRC[1:0] | 0x0 | H0 | R/W | |
| 0x5482 | T16_3MOD | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.3 Mode | 7–1 | - | 0x00 | - | R | |
| | Register) | 0 | TRMD | 0 | H0 | R/W | |

Register)

COM4[7:0]

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|--|------|----------|---------|-------|-----|-----------------------|
| 0x5484 | T16_3CTL | 15–9 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.3 Control | 8 | PRUN | 0 | H0 | R/W | |
| | Register) | 7–2 | - | 0x00 | - | R | |
| | | 1 | PRESET | 0 | H0 | R/W | |
| | | 0 | MODEN | 0 | H0 | R/W | |
| 0x5486 | T16_3TR (T16 Ch.3 Reload Data Register) | 15–0 | TR[15:0] | 0xffff | H0 | R/W | - |
| 0x5488 | T16_3TC (T16 Ch.3 Counter Data Register) | 15–0 | TC[15:0] | 0xffff | H0 | R | _ |
| 0x548a | T16_3INTF | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.3 Interrupt | 7–1 | _ | 0x00 | - | R | |
| | Flag Register) | 0 | UFIF | 0 | H0 | R/W | Cleared by writing 1. |
| 0x548c | T16_3INTE | 15–8 | _ | 0x00 | _ | R | _ |
| | (T16 Ch.3 Interrupt | 7–1 | _ | 0x00 | _ | R | |
| | Enable Register) | 0 | UFIE | 0 | H0 | R/W | |

Ox54a2-0x54ba 12-bit A/D Converter (ADC12A) Address Register name Bit Bit name Initial Reset R/W Remarks

| ADC12A Ch.0 Control Register) | | <u> </u> | | | | | | |
|---|--------|----------------------|-------|-------------|------|----|-----|-----------------------|
| Control Register) | 0x54a2 | ADC12_0CTL | 15 | _ | 0 | - | R | _ |
| 11 | | (ADC12A Ch.0 | 14–12 | ADSTAT[2:0] | 0x0 | H0 | R | |
| 9-8 - | | Control Register) | | _ | 0 | - | R | |
| No. No. | | | 10 | BSYSTAT | 0 | H0 | R | |
| 1 ADST 0 H0 R/W 0 MODEN 0 H0 R/W 1 ADC12_OTRG (ADC12A Ch.0 Trigger/Analog Input Select Register) 1 ADST 0 H0 R/W 10-8 STAAIN[2:0] 0x0 H0 R/W 10-8 STAAIN[2:0] 0x7 H0 R/W 10-8 STAAIN[2:0] 0x7 H0 R/W 10-8 STAAIN[2:0] 0x7 H0 R/W 10-8 STAAIN[2:0] 0x0 H0 R/W 10-8 | | | 9–8 | _ | 0x0 | - | R | |
| 0 MODEN 0 H0 R/W | | | 7–2 | _ | 0x00 | - | R | |
| ADC12_OTRG (ADC12A Ch.0 Trigger/Analog Input Select Register) | | | 1 | ADST | 0 | H0 | R/W | |
| ADC12A Ch.0 Trigger/Analog Input Select Register) | | | 0 | MODEN | 0 | H0 | R/W | |
| Trigger/Analog Input Select Register) | 0x54a4 | ADC12_0TRG | 15–14 | _ | 0x0 | _ | R | _ |
| Select Register 7 STMD | | , | 13–11 | ENDAIN[2:0] | 0x0 | H0 | R/W | |
| A | | "" " | 10–8 | STAAIN[2:0] | 0x0 | H0 | R/W | |
| S-4 CNVTRG[1:0] | | Select Register) | 7 | STMD | 0 | H0 | R/W | |
| Name | | | 6 | CNVMD | 0 | H0 | R/W | |
| Dx54a6 | | | 5–4 | CNVTRG[1:0] | 0x0 | H0 | R/W | |
| Dx54a6 ADC12_0CFG (ADC12A Ch.0 Configuration Register) T-2 - | | | 3 | _ | 0 | - | R | |
| (ADC12A Ch.0 Configuration Register) 7-2 - | | | 2–0 | SMPCLK[2:0] | 0x7 | H0 | R/W | |
| To To To To To To To To | 0x54a6 | ADC12_0CFG | 15–8 | _ | 0x00 | - | R | _ |
| Ox54a8 ADC12_OINTF | | 1, | 7–2 | - | 0x00 | - | R | |
| (ADC12A Ch.0 Interrupt Flag Register) 14 | | figuration Register) | 1–0 | VRANGE[1:0] | 0x0 | H0 | R/W | |
| Interrupt Flag Register) 13 | 0x54a8 | ADC12_0INTF | 15 | AD70VIF | 0 | H0 | R/W | Cleared by writing 1. |
| Register) 12 AD4OVIF 0 H0 R/W 11 AD3OVIF 0 H0 R/W 10 AD2OVIF 0 H0 R/W 9 AD1OVIF 0 H0 R/W 8 AD0OVIF 0 H0 R/W 7 AD7CIF 0 H0 R/W 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 14 | AD60VIF | 0 | H0 | R/W | |
| 11 AD3OVIF 0 HO R/W 10 AD2OVIF 0 HO R/W 9 AD1OVIF 0 HO R/W 8 AD0OVIF 0 HO R/W 7 AD7CIF 0 HO R/W 6 AD6CIF 0 HO R/W 5 AD5CIF 0 HO R/W 4 AD4CIF 0 HO R/W 3 AD3CIF 0 HO R/W 2 AD2CIF 0 HO R/W 1 AD1CIF 0 HO R/W | | | 13 | AD50VIF | 0 | H0 | R/W | |
| 10 AD2OVIF 0 H0 R/W 9 AD1OVIF 0 H0 R/W 8 AD0OVIF 0 H0 R/W 7 AD7CIF 0 H0 R/W 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | Register) | 12 | AD40VIF | 0 | H0 | R/W | |
| 9 AD1OVIF 0 H0 R/W 8 AD0OVIF 0 H0 R/W 7 AD7CIF 0 H0 R/W 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 11 | AD3OVIF | 0 | H0 | R/W | |
| 8 AD0OVIF 0 H0 R/W 7 AD7CIF 0 H0 R/W 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 10 | AD2OVIF | 0 | H0 | R/W | |
| 7 AD7CIF 0 H0 R/W 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 9 | AD10VIF | 0 | H0 | R/W | |
| 6 AD6CIF 0 H0 R/W 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 8 | AD00VIF | 0 | H0 | R/W | |
| 5 AD5CIF 0 H0 R/W 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 7 | AD7CIF | 0 | H0 | R/W | |
| 4 AD4CIF 0 H0 R/W 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 6 | AD6CIF | 0 | H0 | R/W | |
| 3 AD3CIF 0 H0 R/W 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 5 | AD5CIF | 0 | H0 | R/W | |
| 2 AD2CIF 0 H0 R/W 1 AD1CIF 0 H0 R/W | | | 4 | AD4CIF | 0 | H0 | R/W | |
| 1 AD1CIF 0 H0 R/W | | | 3 | AD3CIF | 0 | H0 | R/W | |
| | | | 2 | AD2CIF | 0 | H0 | R/W | |
| 0 AD0CIF 0 H0 R/W | | | 1 | AD1CIF | 0 | H0 | R/W | |
| | | | 0 | AD0CIF | 0 | H0 | R/W | |

APPENDIX A LIST OF PERIPHERAL CIRCUIT CONTROL REGISTERS

| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
|---------|---|------|------------|---------|-------|-----|---------|
| 0x54aa | ADC12_0INTE | 15 | AD7OVIE | 0 | H0 | R/W | _ |
| | (ADC12A Ch.0 | 14 | AD60VIE | 0 | H0 | R/W | |
| | Interrupt Enable | 13 | AD5OVIE | 0 | H0 | R/W | |
| | Register) | 12 | AD4OVIE | 0 | H0 | R/W | |
| | | 11 | AD3OVIE | 0 | H0 | R/W | |
| | | 10 | AD2OVIE | 0 | H0 | R/W | |
| | | 9 | AD10VIE | 0 | H0 | R/W | |
| | | 8 | AD00VIE | 0 | H0 | R/W | |
| | | 7 | AD7CIE | 0 | H0 | R/W | |
| | | 6 | AD6CIE | 0 | H0 | R/W | |
| | | 5 | AD5CIE | 0 | H0 | R/W | |
| | | 4 | AD4CIE | 0 | H0 | R/W | |
| | | 3 | AD3CIE | 0 | H0 | R/W | |
| | | 2 | AD2CIE | 0 | H0 | R/W | |
| | | 1 | AD1CIE | 0 | H0 | R/W | |
| | | 0 | AD0CIE | 0 | H0 | R/W | |
| 0x54ac | ADC12_0AD0D (ADC12A Ch.0 Result Register 0) | 15–0 | AD0D[15:0] | 0x0000 | H0 | R | - |
| 0 | | 15.0 | AD4D[45.0] | 00000 | 1.10 | R | |
| 0x54ae | ADC12_0AD1D (ADC12A Ch.0 Result Register 1) | 15-0 | AD1D[15:0] | 0x0000 | H0 | К | _ |
| 0x54b0 | ADC12_0AD2D (ADC12A Ch.0 | 15–0 | AD2D[15:0] | 0x0000 | H0 | R | - |
| | Result Register 2) | | | | | | |
| 0x54b2 | ADC12_0AD3D (ADC12A Ch.0 Result Register 3) | 15–0 | AD3D[15:0] | 0x0000 | H0 | R | _ |
| 0x54b4 | ADC12_0AD4D (ADC12A Ch.0 Result Register 4) | 15–0 | AD4D[15:0] | 0x0000 | H0 | R | _ |
| 0x54b6 | ADC12_0AD5D (ADC12A Ch.0 Result Register 5) | 15–0 | AD5D[15:0] | 0x0000 | Н0 | R | _ |
| 0x54b8 | ADC12_0AD6D (ADC12A Ch.0 Result Register 6) | 15–0 | AD6D[15:0] | 0x0000 | Н0 | R | - |
| 0x54ba | ADC12_0AD7D (ADC12A Ch.0 Result Register 7) | 15–0 | AD7D[15:0] | 0x0000 | H0 | R | - |

| 0xffff9 | 90 | | | Debugger (DBG) | | | |
|----------|------------------------------|-------|-------------|----------------|-------|-----|---------|
| Address | Register name | Bit | Bit name | Initial | Reset | R/W | Remarks |
| 0xffff90 | DBRAM | 31–24 | _ | 0x00 | _ | R | _ |
| | (Debug RAM Base Register) | 23–0 | DBRAM[23:0] | 0x00 07c0 | H0 | R | |

Appendix B Power Saving

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, peripheral circuits being operated, and power generator operating mode. Listed below are the control methods for saving power.

B.1 Operating Status Configuration Examples for Power Saving

Table B.1.1 lists typical examples of operating status configuration with consideration given to power saving.

Table B.1.1 Typical Operating Status Configuration Examples

| Operating status configuration | Current consumption | V D1 | IOSC/OSC3/ EXOSC | CPU | Current consumption listed in electrical characteristics |
|--------------------------------|---------------------|-------------|---------------------|---------------------|--|
| Standby | Low | Economy | OFF | SLEEP | ISLP |
| Peripheral circuit operations | | Normal | ON | SLEEP or HALT | IHALT1 |
| High-speed processing | High | | ON | IOSC/OSC3/EXOSC RUN | Irun1 |

If the current consumption order by the operating status configuration shown in Table B.1.1 is different from one that is listed in "Electrical Characteristics," check the settings shown below.

PWGVD1CTL.REGMODE[1:0] bits of the power generator

If the PWGVD1CTL.REGMODE[1:0] bits of the power generator is 0x2 (normal mode) when the CPU enters SLEEP mode, current consumption in SLEEP mode will be larger than IsLP that is listed in "Electrical Characteristics." Set the PWGVD1CTL.REGMODE[1:0] bits to 0x3 (economy mode) or 0x0 (automatic mode) before executing the slp instruction.

CLGOSC.IOSCSLPC/OSC3SLPC/EXOSCSLPC bits of the clock generator

Setting the CLGOSC.IOSCSLPC, OSC3SLPC, or EXOSCSLPC bit of the clock generator to 0 disables the oscillator circuit stop control when the slp instruction is executed. To stop the oscillator circuits during SLEEP mode, set these bits to 1.

MODEN bits of the peripheral circuits

Setting the MODEN bit of each peripheral circuit to 1 starts supplying the operating clock enabling the peripheral circuit to operate. To reduce current consumption, set the MODEN bits of unnecessary peripheral circuits to 0. Note that the real-time clock has no MODEN bit, therefore, current consumption does not vary if it is counting or idle.

OSC3 (crystal/ceramic) oscillator circuit configurations

The OSC3 (crystal/ceramic) oscillator circuit provides some configuration items to support various crystal and ceramic resonators. These configurations trade off current consumption for performance as shown below.

- The lower oscillation inverter gain setting (CLGOSC3.OSC3INV[1:0] bits) decreases current consumption.
- Using lower OSC3 external gate and drain capacitances decreases current consumption.
- Using a resonator with lower CL value decreases current consumption.

However, these configurations may reduce the oscillation margin and increase the frequency error, therefore, be sure to perform matching evaluation using the actual printed circuit board.

B.2 Other Power Saving Methods

Supply voltage detector configuration

Continuous operation mode (SVDCTL.SVDMD[1:0] bits = 0x0) always detects the power supply voltage, therefore, it increases current consumption. Set the supply voltage detector to intermittent operation mode or turn it on only when required.

Appendix C Mounting Precautions


This section describes various precautions for circuit board design and IC mounting.

OSC3 oscillator circuit

- Oscillation characteristics depend on factors such as components used (resonator, Cg, CD) and circuit board patterns. In particular, with crystal resonators, select the appropriate capacitors (Cg, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points.
- (1) Components such as a resonator, resistors, and capacitors connected to the OSC3 and OSC4 pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC3 and OSC4 pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers.
 Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or
- (3) Use Vss to shield the OSC3 and OSC4 pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.

located on other layers. Avoid crossing wires.

Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.



(4) After implementing these precautions, check the FOUT pin output clock waveform by running the actual application program within the product.

For the OSC3 waveform, confirm that the frequency is as designed, is free of noise, and has minimal jitter.


Failure to observe precautions (1) to (3) adequately may lead to jitter in OSC3CLK. Jitter in the OSC3 output will reduce operating frequencies.

#RESET pin

Components such as a switch and resistor connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

VPP pin

Connect a capacitor CVPP between the Vss and VPP pins to suppress fluctuations within VPP \pm 1 V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.



Power supply circuit

Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.


- (1) Connections from the power supply to the $V_{\rm DD}$, $V_{\rm DD2}$, $V_{\rm SS}$, and $V_{\rm SS2}$ pins should be implemented via the shortest, thickest patterns possible.
- (2) When connecting bypass capacitors between VDD and Vss and between VDD2 and Vss2, connections between them should be as short as possible.
- VDD (VDD2)
 VSS (VSS2)
 CPW1 (VSS2)
 (CPW2)
 VSS (VSS2)

Bypass capacitor connection example

(3) When supplying V_{DD} and V_{DD2} from the same power source and connecting between these pins to short-circuit, the short-circuit wiring should be distantly separated from the IC as far as possible. Creating an independent wiring pattern from the power source to each pin is recommended if possible.

Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to pins susceptible to noise, such as oscillator and analog measurement pins.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference.



Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or nonvolatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

Unused pins

- (1) I/O port (P) pins
 - Unused pins should be left open. The control registers should be fixed at the initial status.
- (2) OSC3, OSC4, and EXOSC pins
 - If the OSC3 crystal/ceramic oscillator circuit or EXOSC input circuit is not used, the pin should be configured as a general-purpose I/O port. The control registers should be fixed at the initial status (disabled).
- (3) SEGx, and COMx pins
 - If the seven-segment LED controller is not used, these pins should be configured as a general-purpose I/O port. The control registers should be fixed at the initial status (display off). The unused SEGx and COMx pins that are not required to connect should be configured as a general-purpose I/O port even if the sevensegment LED controller is used.

Miscellaneous

Minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

Appendix D Measures Against Noise

To improve noise immunity, take measures against noise as follows:

Noise Measures for VDD, VDD2, Vss, and Vss2 Power Supply Pins

When noise falling below the rated voltage is input, an IC malfunction may occur. If desired operations cannot be achieved, take measures against noise on the circuit board, such as designing close patterns for circuit board power supply circuits, adding noise-filtering decoupling capacitors, and adding surge/noise prevention components on the power supply line. For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

When supplying VDD and VDD2 from the same power source and connecting between these pins to short-circuited, the short-circuit wiring should be distantly separated from the IC as far as possible. Creating the independent wiring pattern from the power source to each pin is recommended if possible.

Noise Measures for #RESET Pin

If noise is input to the #RESET pin, the IC may be reset. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

Noise Measures for Oscillator Pins

The oscillator input pins must pass a signal of small amplitude, so they are hypersensitive to noise. Therefore, the circuit board must be designed properly taking noise measures into consideration.

For the recommended patterns on the circuit board, see "Mounting Precautions" in Appendix.

Noise Measures for Debug Pins

This product provides the input/output pins (DCLK, DST2, and DSIO) to connect ICDmini (S5U1C17001H) for debugging. If noise is input to these pins with the debugging function enabled, the S1C17 Core may enter DEBUG mode. To prevent unexpected transitions to DEBUG mode caused by extraneous noise, switch the DCLK, DST2, and DSIO pins to general-purpose I/O port pins within the initialization routine when the debug functions are not used.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter.

Note: Do not perform the function switching shown above when the application is under development, as the debug functions must be used. The debugging cannot be performed after the pin function is switched. The above processing must be added after the application development has completed and debugging is no longer necessary.

The DSIO pin should be pulled up with a 10 k Ω resistor when using the debug pin functions.

Noise Measures for Interrupt Input Pins

This product is able to generate a port input interrupt when the input signal changes. The interrupt is generated when an input signal edge is detected, therefore, an interrupt may occur if the signal changes due to extraneous noise. To prevent occurrence of unexpected interrupts due to extraneous noise, enable the chattering filter circuit when using the port input interrupt.

For details of the port input interrupt and chattering filter circuit, see the "I/O Ports" chapter.

Noise Measures for UART Pins

This product includes a UART for asynchronous communications. The UART starts receive operation when it detects a low level input from the SINn pin. Therefore, a receive operation may be started if the SINn pin is set to low due to extraneous noise. In this case, a receive error will occur or invalid data will be received.

To prevent the UART from malfunction caused by extraneous noise, take the following measures:

- Stop the UART operations while asynchronous communication is not performed.
- Execute the resending process via software after executing the receive error handler with a parity check.

For details of the pin functions and the function switch control, see the "I/O Ports" chapter. For the UART control and details of receive errors, see the "UART" chapter.

Appendix E Initialization Routine

The following lists typical vector tables and initialization routines:

boot.s

```
.org
      0x8000
.section .rodata
                                                          ...(1)
Vector table
; interrupt vector interrupt
                         : number
                                  offset source
.long BOOT
                                  0x00
                        ; 0x00
                                       reset
                                                          ...(2)
                       ; 0x01
.long unalign_handler
                                   0x04 unalign
                                       NMI
.long nmi_handler
                       ; 0x02
                                   0×08
                       ; 0x03
.long int03_handler
                                   0x0c
                       ; 0x04
.long svd3_handler
                                   0x10
                                         SVD3
                       ; 0x05
; 0x06
                                       PPORT
.long pport_handler
                                  0x14
.long int06_handler
                                  0 \times 18
                        ; 0x07
.long clg handler
                                  0x1c
                                       CLG
.long int08_handler
                       ; 0x08
                                  0x20
                     ; 0x09
; 0x0a
                                  0x24
                                        T16 ch0
.long t16_0_handler
                                       UART3 ch0
.long uart3_0_handler
                                  0x28
                       ; 0x0b
.long t16_1_handler
                                         T16 ch1
                                  0x2c
                        ; 0x0c
; 0x0d
.long spia_0_handler
                                         SPIA ch0
                                  0 \times 3.0
.long i2c 0 handler
                                 0x34
                                        T2C ch0
                     , uxud
; 0x0e
.long t16b 0 handler
                                 0x38 T16B ch0
.long t16_2_handler
                       ; 0x0f
                                 0x3c T16 ch2
                       ; 0x10
.long t16_3_handler
                                        T16 ch3
                                  0 \times 40
                       ; 0x11
.long remc2_handler
                                   0x44
                                         REMC2
                       ; 0x12
.long adc12a_0_handler
                                         ADC12A
                                   0 \times 48
                        ; 0x13
; 0x14
.long ledc_handler
                                  0x4c
                                         LEDC
.long spia 1 handler
                                  0 \times 50
                                         SPIA ch1
.long int15_handler
                       ; 0x15
                                  0 \times 54
.long int16_handler
                       ; 0x16
                                  0x58
.long int17_handler
                       ; 0x17
                                   0x5c
                       ; 0x18
.long int18_handler
                                   0x60
                       ; 0x19
.long int19_handler
                                   0x64
                        ; 0x1a
.long int1a_handler
                                  0 \times 68
                        ; 0x1b
.long int1b handler
                                   0x6c
.long int1c_handler
                       ; 0x1c
                                   0x70
                       ; 0x1d
.long int1d_handler
                                   0x74
                        ; 0x1e
.long int1e_handler
                                   0x78
.long int1f handler
                        ; 0x1f
                                   0x7c
Program code
.text
                                                          ...(3)
.align 1
BOOT.
      ; ---- Stack pointer -----
      Xld.a %sp, 0x7c0
                                                          ...(4)
      ; ---- Memory controller -----
      Xld.a %r1, 0x41b0 ; FLASHC register address
      ; Flash read wait cycle
      X1d.a %r0, 0x00 ; 0x00 = No wait
                       ; [0x41b0] <= 0x00
           [%r1], %r0
                                                          ...(5)
```

APPENDIX E INITIALIZATION ROUTINE

- (1) A ".rodata" section is declared to locate the vector table in the ".vector" section.
- (2) Interrupt handler routine addresses are defined as vectors. "intXX_handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash memory read cycles. (See the "Memory and Bus" chapter.)

Revision History

| Code No. | Page | Contents | |
|-----------|------|-------------------|--|
| 413454300 | All | New establishment | |

EPSON

International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

214 Devcon Drive, San Jose, CA 95112, USA

Phone: +1-800-228-3964 Fax: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0 Fax: +49-89-14005-110

ASIA

EPSON (CHINA) CO., LTD.

4th Floor, Tower 1 of China Central Place, 81 Jianguo Road, Chaoyang District, Beijing 100025 CHINA

Phone: +86-10-8522-1199 Fax: +86-10-8522-1120

SHANGHAI BRANCH

Room 1701 & 1704, 17 Floor, Greenland Center II, 562 Dong An Road, Xu Hui District, Shanghai, CHINA Phone: +86-21-5330-4888 Fax: +86-21-5423-4677

SHENZHEN BRANCH

Room 804-805, 8 Floor, Tower 2, Ali Center, No.3331 Keyuan South RD (Shenzhen bay), Nanshan District, Shenzhen 518054, CHINA

Phone: +86-10-3299-0588 Fax: +86-10-3299-0560

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road,

Taipei 110, TAIWAN

Phone: +886-2-8786-6688 Fax: +886-2-8786-6660

EPSON SINGAPORE PTE.. LTD.

1 HarbourFront Place,

#03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 Fax: +65-6271-3182

SEIKO EPSON CORP. KOREA OFFICE

19F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 Fax: +82-2-767-3677

SEIKO EPSON CORP.
MICRODEVICES OPERATIONS DIVISION

Device Sales & Marketing Department

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5816 Fax: +81-42-587-5116