# Supports all S32K1xx devices

# 1 S32K1xx Product Series

The S32K1xx Product Series further extends the highly scalable portfolio of ARM<sup>®</sup> Cortex<sup>®</sup>-M0+/M4F MCUs in the automotive industry. It builds on the legacy of the KEA series, whilst introducing higher memory options alongside a richer peripheral set extending capability into a variety of automotive applications. With a 2.7 -5.5 V supply and focus on automotive environment robustness, the S32K series devices are well suited to a wide range of applications in electrical harsh environments, and are optimized for cost-sensitive applications offering low pin-count options. The S32K series offers a broad range of memory, peripherals, and package options. They share common peripherals and pin counts allowing developers to migrate easily within an MCU family or among the MCU families to take advantage of more memory or feature integration. This scalability allows developers to standardize on the S32K series for their end product platforms, maximizing hardware and software reuse, and reducing time-to-market.

Following are the general features of the S32K series MCUs:

- 32-bit ARM Cortex-M0+/M4F core with IEEE-754 compliant FPU, executing up to 112 MHz
- Scalable memory footprints up to 2 MB flash and up to 256 KB SRAM
- Precision mixed-signal capability with on chip analog comparators and multiple 12-bit ADCs

#### Contents

1	S32K1xx Product Series	1
2	Block diagram	3
3	Features	4
4	Applications	8
5	Power modes	9
6	Revision History	



#### S32K1xx Product Series

- Powerful timers for a broad range of applications including motor control, lighting control, and body applications.
- Serial communication interfaces such as LPUART, LPSPI, LPI<sup>2</sup>C, FlexCAN, ISO CAN-FD, FlexIO, etc.
- SHE+ specification compliant security module.
- Single power supply (2.7–5.5 V) with full functional flash program/erase/read operations.
- Functional safety compliance with ISO26262, with internal watchdog, voltage monitors, clock monitors, memory protection, ECC on memories, and cyclic redundancy checking.
- Ambient operation temperature range: -40 °C to 125°C.
- Software solutions: S32 Software Development Kit (SDK), S32 Design Studio (S32DS).
- The S32K series of devices are pin compatible within the same Product Series, allowing complete scalability.

# 2 Block diagram

The following figure shows the S32K1xx Product Series block diagram<sup>1</sup>:





1. Please refer to the Feature comparison for Device specific values.

# **3 Features**

## 3.1 Feature comparison

The following figure summarizes the memory and package options for the S32K product series and demonstrates where this device fits within the overall series. All devices which share a common package are pin-to-pin compatible.

Parameter         K116         K162         K164         K164         K164         K164         K164         K164           Colo         ARUP <sup>A</sup> Cortex <sup>TM, MD+</sup> Requency         48 Metz         usin 12 Miz         0         0         0         0           MV security model (CSE)         0			S32K11x		S32K14x			
Image: Constant of the second of t		Parameter	K116	K118	K142	K144	K146	K148
Ferm         Ferm         Ferm         Second		Core	AF	M <sup>®</sup> Cortex <sup>™</sup> -M0+		AF	RM <sup>®</sup> Cortex <sup>™</sup> -M4	F
Image:		Frequency	48 MHz		up to 112 MHz			
Mesonity module (CSEs)         •         ·         ·           VPR Professional Section (CSEs)         capable up to ASIL 8         capable up to ASIL 8         capable up to ASIL 8         up to 112 MHz         ·           Pertpressional Section (CSEs)         up to 00 MHz         up to 112 MHz         ·		IEEE-754 FPU	0		•			
FR         CRC module         1x         Image: module proto ABULB         Image: module proto ABULB           ISO 2002         memory to ABULB         up to 112 MHz		HW security module (CSEc)	•		•			
Nome         Companie up to ASIL-8         Companie up to ASIL-8           Periphenel panel         up to 0 MHz         up to 0 MHz         up to 12 MHz           Periphenel panel         0         0         0           DMA         0         0         0         0           Memory protection unit         0		CRC module	1:	x	1x			
Performal speed         up to 60 MHz         up to 12 MHz           Crossen         ●           MA         ●           EMM         ●           Maching         ●           Matching         1           Watching         1           Matching         1           Matching         1           Matching         0           Matching         0           Matching         0           Matching         0           Matching         0           Matching         0           Single support modes         0           Matching         0         0           Single support modes         0         0           Error correction code (ECC)         0         -           System RAM (including FlacRAM)         18 KB         24 KB         32 KB         64 KB         128 KB         25 K           System RAM (including FlacRAM)         18 KB         24 KB         32 KB         64 KB         128 KB         512 KB           Cache         0         1x         KB         128 KB         512 KB         512 KB           EEPROM emulated by flacAAM         2 KB (Up to 32 KB         4 KB <th></th> <td>ISO 26262</td> <td>capable up</td> <td>to ASIL-B</td> <td colspan="4">capable up to ASIL-B</td>		ISO 26262	capable up	to ASIL-B	capable up to ASIL-B			
Processbar         Occosabar         Occosabar         Occosabar           MA         ○         ····································		Peripheral speed	up to 6	0 MHz	up to 112 MHz			
BMA         ○         ●           EMA         ○         ●           Memory protection unit         ●         ●           Memory protection unit         ●         ●           Real time clock         ○         ●           Low power modes         ●         ●         ●           Dopenting temperature (To) Temperature ambient         -40 to +85°C / +105°C / +25°C         ●         2.7 - 5.5 V         ●         2.7 - 5.5 V         ●         0         ●         0         ●	ε	Crossbar	•			•	•	
66         EVM         •           Memory protection unit         •         ·           Watcholog         1x         rx           Pail time clock         •         ·           Low power modes         •         ·           Number of I/Os         up to 42         up to 58         up to 75         up to 128         Up to 128 <th>/ste</th> <td>DMA</td> <td colspan="2">0</td> <td colspan="4">•</td>	/ste	DMA	0		•			
Memory protection unit         ●           Matchdog         1x         1x         1x           Real line clock         0         ●	Ś	EWM	0			•	•	
Match log         1x         x           Real time clock         ○         · <th></th> <td>Memory protection unit</td> <td>·</td> <td>•</td> <td></td> <td></td> <td>•</td> <td></td>		Memory protection unit	·	•			•	
Feal time clock         o         ····································		Watchdog	1:	x		1	х	
Low power moles         •         •           Number of I/Os         up to 42         up to 58         up to 18         up to 172         Up to 172 <th></th> <td>Real time clock</td> <td>c</td> <td>)</td> <td></td> <td></td> <td>•</td> <td></td>		Real time clock	c	)			•	
Number of I/Os         up to 42         up to 58         up to 89         up to 128		Low power modes	•	)		•	•	
Bingle supply voltage         2.7 - 5.5 V         2.7 - 5.5 V           Operating temperature (Ta) Temperature ambient        40 to +48°C / +105°C / +125°C        40 to +48°C / +105°C / +125°C           Plash         128 KB         256 KB         512 KB         118 Z 2KB           Error correction code (ECC)         •         •         •         •           System RAM (including FlexRAM)         16 KB         24 KB         32 KB         64 KB         128 KB         256 KB           Gache         o         •         4 KB         -         4 KB         -         526 KB         512 KB         118 KB         256 KB         512 KB         128 KB         128 KB		Number of I/Os	up to 42	up to 58	up t	o 89	up to 128	up to 156
Operating temperature (Ta) Temperature ambient         -40 to +85%C / +105%C / +125%C         -40 to +85%C / +105%C / +125%C           Heah         128 KB         256 KB         512 KB         1 MB         2 ME           Final Correction code (ECC)         •         •         •         •         •           System RAM (including FlexRAM)         16 KB         24 KB         32 KB         64 KB         128 KB         256 KB           Gade         •         •         •         •         •         •         •         •         •           Error correction code (ECC)         •         × <th< td=""><th></th><td>Single supply voltage</td><td>2.7 -</td><td>5.5 V</td><td></td><td>2.7 -</td><td>5.5 V</td><td></td></th<>		Single supply voltage	2.7 -	5.5 V		2.7 -	5.5 V	
Flash         128 KB         256 KB         512 KB         1 MB         2 ME           Error correction code (ECC)         •		Operating temperature (Ta) Temperature ambient	-40 to +85°C / +	105ºC / +125ºC		-40 to +85ºC / +	-105ºC / +125ºC	
Error correction code (ECC)         •         •           System RAM (including FlaxRAM)         16 KB         24 KB         32 KB         64 KB         128 KB         256 K           System RAM (also available as system RAM)         2 KB         •         4 KB         -         4 KB           Cache         •         -         4 KB         -         4 KB         -         4 KB         -         -         4 KB         -         -         4 KB         -		Flash	128 KB	256 KB	256 KB	512 KB	1 MB	2 MB
System RAM (including FlexRAM)         16 KB         24 KB         32 KB         64 KB         128 KB         256 K           FexRAM (also available as system RAM)         2 KB         0         4 KB           Cache         0         4 KB           EEPROM enulated by FlexRAM         2 KB (up to 32 KB D-Flash)         4 KB (up to 64 KB D-Flash)         4 KB (up to 64 KB D-Flash)         64 KB           External memory interface         0         0         QuadSP           FlexTimer (16-bit counter) 8 channels         2x (16)         4x (32)         6x (48)         8x (6           Low power interrupt liner         1x         1x         1x         1x         1x           FlexTimer (16-bit counter) 8 channels         2x (16)         4x (32)         6x (48)         8x (6           Tigger max (TRGMUX)         1x (16)         1x (4)         1x (73)         1x (8           Tigger max (TRGMUX)         1x (16)         2x (16)         2x (24)         2x (24) </td <th></th> <td>Error correction code (ECC)</td> <td></td> <td>)</td> <td></td> <td></td> <td>•</td> <td>•</td>		Error correction code (ECC)		)			•	•
FiexRAM (also available as system RAM)         2 KB         4 KB           Cache         o         4 KB           EEPROM emulated by FlexRAM         2 KB (up to 32 KB D-Flash)         4 KB (up to 64 KB D-Flash)         4 KB (up to 64 KB D-Flash)           External memory interface         o         o         OuadSP           External memory interface         o         o         HyperBi           Low power interrupt timer         1x         1x         FlexTimer (16-bit counter) 8 channels         2x (16)         4x (32)         6x (48)         8x (6           Programmable delay block (PDB)         1x         1x         1x         1x         1x (73)         1x (8)           Trigger mux (TRGMUX)         1x (16)         1x (64)         1x (73)         1x (8)         2x (18)           To Mbit IEEE-1588 ethernet IMAC         0         0         0         1x         1x           To wpower SPI         1x         2x         2x         3x         2x           Low power IATCLIN         1x         2x         3x		System RAM (including FlexRAM)	16 KB	24 KB	32 KB	64 KB	128 KB	256 KB
Gache         o         4 KB           EEPROM emulated by FlexRAM         2 KB (up to 32 KB D-Flash)         4 KB (up to 64 KB D-Flash)         4 KB (up to 64 KB D-Flash)           External memory interface         o         o         QuadSP HyperB           FlexTimer (16-bit counter) 8 channels         2 x (16)         4 x (32)         6x (48)         8x (66)           Low power interrupt timer         1 x         1 x         1 x         1 x         1 x           PlexTimer (16-bit counter) 8 channels         2 x (16)         4 x (32)         6x (48)         8x (6)           Low power timer (LPTMR)         1 x         1 x         1 x         1 x         1 x           Programmable delay block (PDB)         1 x         2 x         1 x (73)         1 x (6)           12-bit SAR ADC (1 MSPS each)         1 x (16)         1 x (73)         1 x (6)         2 x (24)         2 x (3)           Comparator with 8-bit DAC         0         0         0         1 x         1 x         2 x         3 x           Low power UART/LIN         1 x         2 x         2 x         3 x         3 x (3)         3 x (3)           Low power UART/LIN         1 x         2 x         3 x         3 x (3)         3 x (3)         3 x (3)         3 x (3)	νο	FlexRAM (also available as system RAM)	21	(B		41	KB	
A         EEPROM emulated by FlexRAM         2 KB (up to 32 KB D-Flash)         4 KB (up to 64 KB D-Flash)         4 KB (up to 64 KB D-Flash)         4 KB (up to 52 KB D-Flash)           Image: transmission of the memory interface         o         o         OutdadSP HypeRin           Image: transmission of the memory interface         o         o         OutdadSP HypeRin           Image: transmission of the memory interface         o         o         OutdadSP HypeRin           Image: transmission of the memory interface         0         o         OutdadSP HypeRin           Image: transmission of the memory interface         0         1x         1x           Image: transmission of the memory interface         0         1x         1x         1x           Image: transmission of transmission of the memory interface         0         1x (16)         1x (16)         1x (17)         1x (18)           Image: transmission of transmission	lem	Cache	0		4 KB			
External memory interface         o         O <th>2</th> <td>EEPROM emulated by FlexRAM</td> <td colspan="2">2 KB (up to 32 KB D-Flash)</td> <td colspan="3">4 KB (up to 64 KB D-Flash)</td> <td>4 KB (up to 512 KB D-Flash)</td>	2	EEPROM emulated by FlexRAM	2 KB (up to 32 KB D-Flash)		4 KB (up to 64 KB D-Flash)			4 KB (up to 512 KB D-Flash)
Low power interrupt timer         1x         1x         1x           FlexTimer (16-bit counter) 8 channels         2x (16)         4x (32)         6x (48)         8x (6x)           Low power timer (LPTMR)         1x         1x <th></th> <td>External memory interface</td> <td colspan="2">0</td> <td colspan="3">0</td> <td>QuadSPI incl. HyperBus™</td>		External memory interface	0		0			QuadSPI incl. HyperBus™
FlexTimer (16-bit counter) 8 channels         2x (16)         4x (32)         6x (48)         8x (6)           Low power timer (LPTMR)         1x		Low power interrupt timer	1:	x		1	x	-
Image: box power timer (LPTMR)         1x         1x           Real time counter (RTC)         1x         1x           Programmable delay block (PDB)         1x         2x           Trigger mux (TRGMUX)         1x (16)         1x (64)         1x (73)         1x (8)           Trigger mux (TRGMUX)         1x (16)         2x (24)	F	FlexTimer (16-bit counter) 8 channels	2x (16)		4x (32) 6x (48)			8x (64)
Heat time counter (RTC)         1x         1x         1x           Programmable delay block (PDB)         1x         2x         1x (73)         1x (8)           Trigger mux (TRGMUX)         1x (16)         1x (64)         1x (73)         1x (8)           12-bit SAR ADC (1 MSPS each)         1x (16)         2x (16)         2x (24)         2x (3)           Comparator with 8-bit DAC         1x         0         1x         1x         1x           100 Mbit IEEE-1588 ethernet MAC         0         0         0         1x         1x           Serial audio interface (AC97, TDM, I2S)         0         0         0         2x         3x           Low power UART/LIN         1x         2x         3x         3x         3x           Low power I2C         1x         1x         2x         3x         3x (1x with FD)         (2x with FD)         (3x with GA/FD ISO/CD 11898-1)         (1x with FD)         1x         2x         3x         3x (1x with FD)         (2x with FD)         (3x with FD)         (3x with FD)         (2x with FD)         (3x with FD)         (1x wit	Ĕ	Low power timer (LPTMR)	1:	x	1x			
Programmable delay block (PDB)         1x         2x           Trigger mux (TRGMUX)         1x (16)         1x (64)         1x (73)         1x (8           12-bit SAR ADC (1 MSPS each)         1x (16)         2x (16)         2x (24)         2x (3)           Comparator with 8-bit DAC         1x         0         1x	-	Real time counter (RTC)	1:	x	1x			
Trigger mux (TRGMUX)         1x (16)         1x (64)         1x (73)         1x (8)           12-bit SAR ADC (1 MSPS each)         1x (16)         2x (16)         2x (24)         2x (3)           Comparator with 8-bit DAC         1x         1x         -         1x         -         1x           100 Mbit IEEE-1588 ethernet MAC         0         0         0         0         1x         1x         2x         -         1x         -         2x         -         2x         2x         -         -         2x         -         -         2x         -         -         -         2x         -         -         -         2x         -         -         -         -         -         -         2x         -         -         -         -         2x         -         -         -         -         -         -         -         -         2x         -         -         -         -         -         -         -         -         2x         -         -         -         -         -         -         -         2x         -         -         -         -         -         -         -         -         -         -         -		Programmable delay block (PDB)	1:	x	2x			
Vert I2-bit SAR ADC (1 MSPS each)         1x (16)         2x (16)         2x (24)         2x (3)           Comparator with 8-bit DAC         1x         1x         1x         1x         1x           Montput I2-bit SAB add (1 MSPS each)         1x (16)         0         1x         1x         1x         1x           Ion Mbit IEEE-1588 ethernet MAC         0         0         0         0         0         1x           Serial audio interface (AC97, TDM, I2S)         0         0         0         0         2x         3x         2x           Low power UART/LIN         1x         2x         2x         3x         2x         3x         2x           Low power I2C         1x         2x         1x         2x         3x         3x         3x           FlexCAN (AR-PD ISO/CD 11898-1)         1x(1x with FD)         1x         1x         2x         3x         3x         3x           FlexIO (8 pins configurable as UART, SPI, I2C, I2S)         1x         1x         1x         1x         2x           Debug & trace         SWD, JTAG         SWD, JTAG (ITM, SWV, SWO)	b	Trigger mux (TRGMUX)	1x (	16)	1x (	1x (64) 1x (73)		1x (81)
V         Comparator with 8-bit DAC         1x         1x         1x           Vertication         Image: comparator with 8-bit DAC         0         1x         0         1x         1x <th>nalc</th> <td>12-bit SAR ADC (1 MSPS each)</td> <td>1x (</td> <td>16)</td> <td colspan="2">2x (16) 2x (24)</td> <td>2x (32)</td>	nalc	12-bit SAR ADC (1 MSPS each)	1x (	16)	2x (16) 2x (24)		2x (32)	
Image: Note of the type of the type of the type of type	Ā	Comparator with 8-bit DAC	1:	x	1x			
Serial audio interface (AC97, TDM, I2S)         o         o         2x           Low power UART/LIN         1x         2x         3x         3x         3x         5x		100 Mbit IEEE-1588 ethernet MAC	c	)	0			1x
Image: Normal System         Low power UART/LIN         1x         1x         2x         3x           Low power SPI         1x         2x         2x         3x         3x <td< td=""><th>ç</th><td>Serial audio interface (AC97, TDM, I2S)</td><td colspan="2">0</td><td colspan="2">0</td><td></td><td>2x</td></td<>	ç	Serial audio interface (AC97, TDM, I2S)	0		0			2x
Low power SPI         1x         2x         2x         3x         3x           Low power I2C         1x         1x         2x         3x	atio	Low power UART/LIN	1:	x	2x		Зx	
Low power I2C         1x         1x         2x           FlexCAN (CAN-FD ISO/CD 11898-1)         1x         1x         2x         3x         3x </td <th>lic</th> <td>Low power SPI</td> <td>1x</td> <td>2x</td> <td>2x</td> <td></td> <td>Зx</td> <td></td>	lic	Low power SPI	1x	2x	2x		Зx	
5         FlexCAN (CAN-FD ISO/CD 11898-1)         1x (1x with FD)         2x (1x with FD)         3x (1x with FD)         3x (2x with FD)         3x (2x with FD)         3x (2x with FD)         3x (2x with FD)         3x (3x with (3x with FD)         3x (3x with FD) <th< td=""><th>Ē</th><td>Low power I2C</td><td>1</td><td>x</td><td></td><td>1x</td><td></td><td>2x</td></th<>	Ē	Low power I2C	1	x		1x		2x
FlexIO (8 pins configurable as UART, SPI, I2C, I2S)     1x     1x       pebug & trace     SWD, JTAG     SWD, JTAG (ITM, SWV, SWO)     SWD, JTAG (ITM, SWV, SWO)       Ecosystem (IDE, compiler, debugger)     NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems     NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems       Packages     OFN-32 LQFP-48     LQFP-64 LQFP-64     LQFP-64 LQFP-100     LQFP-64 LQFP-100     MAPBGA-100 LQFP-100     MAPBGA-100 LQFP-100	Con	FlexCAN (CAN-FD ISO/CD 11898-1)	1. (1x wit	x th FD)	2x (1x with FD)	3x (1x with FD)	3x (2x with FD)	3x (3x with FD)
Bebug & trace         SWD, JTAG         SWD, JTAG (ITM, SWV, SW)         SWD, JTAG (ITM, SWV, SW), SWD, J (ITM, S SWD, JTAG (ITM, SWV, SW), SWD, J (SWD, JTAG (ITM, SWV, SW2, SWD, J (SWD, JTAG (ITM, SWV, SW2, SW2, SW2, SW2, SW2, SW2, SW2, SW2		FlexIO (8 pins configurable as UART, SPI, I2C, I2S)	1	x	1x			
Ecosystem (IDE, compiler, debugger)         NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems         NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems           bg         Packages         OFN-32 LQFP-48         LQFP-48 LQFP-64         LQFP-64 LQFP-100         MAPBGA-100 LQFP-100         MAPBGA-100 LQFP-101         MAPBGA-100 LQFP-102         MAPBGA-100 LQFP-102         MAPBGA-100         MAPBGA-100         LQFP-102	DEs	Debug & trace	SWD, JTAG		SWD, JTAG (ITM, SWV, SWO)			SWD, JTAG (ITM, SWV, SWO),ETM
Beckages         OFN-32 LQFP-48         LQFP-48 LQFP-64         LQFP-64 LQFP-100         MAPBGA-100 LQFP-100         MAPBGA-100 LQFP-100         MAPBGA-100 LQFP-100         MAPBGA-100           Beckages         LQFP-48         LQFP-64         LQFP-100	_	Ecosystem (IDE, compiler, debugger)	NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems		NXP S32 Design Studio (GCC) + SDK, IAR, GHS, COSMIC, Lauterbach, iSystems			K, ems
	Other	Packages	QFN-32 LQFP-48	LQFP-48 LQFP-64	LQFP-64 LQFP-100	LQFP-64 LQFP-100 MAPBGA-100	MAPBGA-100 LQFP-100 LQFP-144	MAPBGA-100 LQFP-144 LQFP-176

EGEND:

Not implemented.
Available on the device.

## Figure 2. S32K1xx product series comparison

# 3.2 Feature summary

The S32K1xx device series will have the following features:

## Table 1. S32K1xx system peripherals

Core and Architecture	ARM Cortex M4F core running up to 80 MHz at
S32K14x Devices(M4F Core)	<ul> <li>125 °C</li> <li>ARM Core based on the ARMv7 Architecture &amp; Thumb®-2 ISA with 1.25 DMIPS/MHz</li> <li>4 k data / instruction cache for optimizing wait state execution from memories</li> <li>Single Precision Floating Point Unit (SPFPU), IEEE 754 compliant</li> <li>Harvard bus architecture implementing dedicated instruction and data path</li> <li>3-stage pipeline with branch speculation</li> <li>Integrated cross bar unit with System Memory Protection Unit (SMPU)</li> <li>Integrated Digital Signal Processor (DSP)</li> <li>Embedded Trace Macrocell supporting instruction trace (ETM)</li> <li>ARM third-party ecosystem support: Software and tools to help minimize development time/cost</li> <li>Optional high speed Run, further increasing frequency to 112 MHz</li> </ul>
Core and Architecture S32K11x Devices(M0+ Core)	<ul> <li>ARM Cortex M0+ core running up to 48 MHz at 125 °C.</li> <li>Single cycle 32 x 32 bits multiply</li> <li>2-stage pipeline for further reduced power consumption.</li> <li>Serial Wire Debug (SWD)</li> <li>Binary compatible instruction set with the ARM Cortex M4F</li> </ul>
DMA	16 channel, extended up to 64 channel with DMA MUX
System and power management	<ul> <li>Low power ARM Cortex-M4F core with excellent energy efficiency</li> <li>Supports multiple power modes: High speed Run (optional), Run, VLPR, VLPS (Very Low Power Stop)</li> <li>Supports clock gating for unused modules, and specific peripherals remain working in low power modes</li> <li>Fully independent CPU and peripheral clocking scheme</li> <li>Rapid start-up from an internal independent 48 MHz Internal RC oscillator (FIRC)</li> <li>Various low power oscillators such as the 128 kHz LPO and the 8 MHz Internal RC (SIRC)</li> <li>Power management module (PMC) with low voltage detect (LVD) and selectable trip points</li> <li>No output supply decoupling required</li> <li>Programmable Low Voltage warning (LVW) system</li> </ul>

Table continues on the next page...

#### Features

	<ul> <li>POR / Reset</li> <li>Support for multiple power modes</li> <li>Non-maskable interrupt (NMI)</li> </ul>
Memory and Memory Interfaces	<ul> <li>Upto 2 MB program flash, 512 K data flash / 4 KB EEPROM, up to 252 KB SRAM, all with ECC</li> <li>up to 4 KB FlexRAM</li> </ul>
Clocks	<ul> <li>External 8 MHz - 40 MHz crystal oscillator or resonator</li> <li>Up to DC- 60 MHz external square wave input clock</li> <li>Internal clock references <ul> <li>48 MHz FIRC, +/-1%</li> <li>8 MHz SIRC, +/- 3%</li> <li>128 kHz LPO +/- 10%</li> </ul> </li> <li>System Clock Generator (SCG), with in-built PLL</li> </ul>
Security and integrity	<ul> <li>Cyclic Redundancy Check (CRC) generation module</li> <li>External Watchdog Monitor (EWM)</li> <li>HW Security Engine (CSEc) <ul> <li>fully SHE/SHE+ and EVITA-Low specification compliant</li> <li>AES-128 hardware cipher block</li> <li>Secure Key storage</li> <li>Random number generator (TRNG and PRNG)</li> <li>120-bit unique identification (UID) number</li> </ul> </li> </ul>
Safety ISO26262	<ul> <li>Windowed Watchdog (WDOG) with independent clock source</li> <li>120-bit unique identification (ID) number</li> <li>FTTI of 100 ms</li> <li>Voltage Monitors</li> <li>Bandgap available as ADC input</li> <li>Monitoring of external clock source using independent reference</li> <li>PLL Lock and Loss of lock protection</li> <li>System Memory Protection unit (SMPU)</li> <li>ECC on code flash, data flash and system RAM</li> <li>ADC self-test feature</li> <li>Internal analog monitoring of all supplies available</li> </ul>
Analog	<ul> <li>12-bit analog-to-digital converter (ADCs)         <ul> <li>up to 64 external analog inputs</li> <li>with 1 µs conversion time</li> <li>internal bandgap reference channel, supporting automatic compare, optional hardware trigger and operating in Stop mode</li> <li>up to five internal reference inputs</li> <li>Automatic compare with interrupt</li> <li>Self-test and self-calibration scheme</li> </ul> </li> <li>Analog comparator (ACMP) with internal 8-bit digital-to-analog converter (DAC)</li> </ul>

## Table 1. S32K1xx system peripherals (continued)

Table continues on the next page...

	<ul> <li>ACMP with both positive and negative inputs, separately selectable interrupt on rising and falling comparator output</li> <li>Ability to cross trigger the timers from both the ADC and ACMP outputs</li> </ul>
Timers	<ul> <li>16-bit Flex Timers (FTM), offering up to 64 standard channels         <ul> <li>Input capture, output compare, and PWM modes</li> <li>Fault input support with global fault control</li> <li>Multiple features such as deadtime insertion, configurable polarity, quadrature decoding, etc</li> </ul> </li> <li>16-bit Programmable Delay Blocks (PDB), offering extended triggering in electrical motor control applications</li> <li>32-bit low power interrupt timer (LPIT) with four channels, for RTOS task scheduler time base or trigger source for ADC conversion and timer modules</li> <li>16-bit Low Power Timer (LPTMR)</li> <li>Advanced Motor Control using combination of ADC, FTM, and PDB</li> </ul>
Communications	<ul> <li>Serial peripheral interfaces (LPSPI) with DMA support and low power availability. With full-duplex or single-wire bidirectional and master or slave mode.</li> <li>Inter-integrated circuit (LPI<sup>2</sup>C) modules with DMA support, low power availability, master / slave support, system management bus</li> <li>Universal asynchronous receiver/transmitter (LPUART) modules with DMA support, with optional 13-bit break, full duplex non-return to zero (NRZ) and LIN 2.1 extension support and low power availability</li> <li>FlexCAN modules (FlexCAN), many with ISO-CAN-FD, all with DMA support</li> <li>Synchronous Audio Interface (SAI) capable of supporting stereo audio channels</li> <li>ENET complex (10/100 Ethernet) that supports 1588 and MII/RMII,VLAN and DMA Timer</li> </ul>
Human-machine interface	<ul> <li>Up to 152 GPIO pins, depending on package type</li> <li>Each pin is programmable as rising edge or falling edge</li> <li>Each I/O pin is configurable to have pull-up, pull-down or tristate capability</li> <li>Up to 12 GPIO pins with high drive capability</li> </ul>
Debug	<ul> <li>Serial wire JTAG debug Port (SWJ-DP), with 2 pin serial wire debug (SWD) for external debugger</li> <li>Debug Watchpoint and Trace (DWT), with four configurable comparators as hardware watchpoints</li> <li>Serial wire output (SWO)-synchronous trace data support</li> </ul>

## Table 1. S32K1xx system peripherals (continued)

Table continues on the next page...

#### Applications

	<ul> <li>Instrumentation Trace Macrocell (ITM) with software and hardware trace, plus time stamping</li> <li>Flash Patch and Breakpoints (FPB) with ability to patch code and data from code space to system space</li> <li>Serial Wire Viewer (SWV): A trace capability providing displays of reads, writes, exceptions, PC Samples and printf.</li> </ul>
I/O and package	<ul> <li>Up to 152 GPIO pins with interrupt functionality and wakeup capability</li> <li>Up to 12 high drive pins of 20 mA capability</li> <li>Up to 2 open-drain output pins supporting the LPI2C</li> <li>Package options of 32-pin, 48-pin, 64-pin, 100-pin, 144-pin, 176-pin LQFP, and 100 MAPBGA</li> </ul>

## Table 1. S32K1xx system peripherals (continued)

# **4** Applications

Following table provides the applications available across devices in S32K1xx product series.

Table 2.	S32K1xx Applications
----------	----------------------

Applications	K116	K118	K142	K144	K146	K148
Touch Interface	Available					
Audio streaming	Not Available			Not Available		Available
Over the air update support <sup>1</sup>			Avai	able		
BLDC/PMSM motor control	Not Available		Available			
Ethernet connected edge node with support for BroadR-Reach®	Not Available		Not Available			Available
Audio streaming over ethernet	Not Available		Not Available		Available	
Secure data transmission over ethernet includes VLAN support and ISO CAN-FD with security engine support			Not Available			Available
Serial audio streaming (in and output) for radio, amplifier and microphone applications			Not Available			Available
Large 256 KB internal SRAM enabling usage of standard TCP/IP stacks	Not Available		Available			
CAN to CAN or ethernet to CAN firewall	o Not Available			Ava	ilable	

Table continues on the next page ...

#### Power modes

Applications	K116	K118	K142	K144	K146	K148
External memory extension by a dedicated QuadSPI interface, e.g. for hand writing recognition applications			Not Available			Available
Human machine interface applications	Not A	vailable		Ava	ilable	

### Table 2. S32K1xx Applications (continued)

1. See S32K Architecture and Capabilities to Enable Over the Air Updates

## 5 Power modes

The power management controller (PMC) provides the user with multiple power options. The different modes of operation are supported to allow the user to optimize power consumption for the level of functionality needed.

The device supports Run, VLPR, Stop, and VLPS modes which are easy to use for customers both from the perspectives of different power consumption levels and functional requirement. In all power modes, all I/O states are maintained, all SRAM content is retained and all registers are retained. Depending on the device family member, high speed RUN is also supported.

#### NOTE

As an example, the supported Power Modes for S32K144 is provided in the table. The values are only indicative. For the actual detailed values on the S32K1xx Power Modes, please refer to the S32K1xx Data Sheet.

Power Mode	Description	Target Typical Idd	Normal recover methods
High Speed Run	Allows increased maximum performance of device (if available)	37 mA	N/A
Run	Allows default maximum performance of device. CPU clocks can be run at full speed and the internal supply is fully regulated	26 mA	N/A
Stop	Places device in static state with the majority of peripherals able to continue operation. Voltage regulator is in standby.	250 μΑ	Interrupt
VLPR	Very Low Power RUN mode: CPU clocks can only be run at reduced speed using reduced power SIRC	TBD	N/A
VLPS	Very Low Power STOP mode: places device in static state with reduced peripheral availability: only LPTimer, RTC, CMP can be used	25 μΑ	wakeup

Table 3. S32K1xx Product Series power modes (At 25 °C)

# 6 Revision History

The following table provides a revision history for this document.

## Table 4. Revision History

Revision Number	Date	Substantial Changes
Rev. 1	10 Nov 2016	Initial Release

#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2016 Freescale Semiconductor, Inc.

Document Number Revision 1, November, 2016



